Video lectures from the iCS group @ IIT Madras

EE6322: VLSI Broadband Communication Circuits, Jan-May 2018

These lectures are available on the web for the benefit of students at IIT Madras and elsewhere. Copyrights to these rest solely with the instructor and IIT Madras. Copying them, publishing them, rehosting them on other servers, or using them for any sort of commercial gain is prohibited.

See this page for information on how to view these videos.

Instructors: Nagendra Krishnapura

Course syllabus, schedule, and assignments can be seen here. If you wish to download these lectures for offline viewing, you may have to disable the player plugin on your browser.


  1. 2018-01-16: Introduction to the course
  2. 2018-01-17(pdf): Ideal transmitter and receiver; Noise; Spectral density and variance
  3. 2018-01-19(pdf): MOS and resistor noise; Example calculations
  4. 2018-01-22(pdf): Bit errors in a communication system due to noise and jitter
  5. 2018-01-23(pdf): Phase detector for random data(Hogge phase detector)
  6. 2018-01-24(pdf): Clock and data recovery loop using a linear phase detector
  7. 2018-01-30(pdf): Static offset in a linear phase detector; Bang-bang phase detector
  8. 2018-02-02(pdf): Clock recovery with no forwarded clock
  9. 2018-02-05(pdf): Clock recovery with no forwarded clock
  10. 2018-02-06(pdf): Phase domain model of a CDR
  11. 2018-02-07(pdf): Phase domain model of a CDR; Calculating JTRAN, JTOL
  12. 2018-02-09(pdf): Phase domain model of a CDR; Calculating JGEN
  13. 2018-02-13(pdf): Phase domain model of a CDR; Calculating JGEN
  14. 2018-02-16(pdf): VCO phase noise; Accumulative nature
  15. 2018-02-19(pdf): VCO phase noise
  16. 2018-02-20(pdf): VCO phase noise; Phase spectrum; Voltage spectrum; Relationship between phase noise and jitter
  17. 2018-02-21: (no recording) VCO phase noise; VCO figure of merit; Calculating JGEN due to VCO, R, charge pump
  18. 2018-02-23(pdf): Bang-bang jitter
  19. 2018-02-26(pdf): Serializer; Deserializer; Digital implementation of the bang-bang CDR.
  20. 2018-02-27(pdf): Discrete-time model of the bang-bang CDR; Digital implementation of the bang-bang CDR.
  21. 2018-02-28(pdf): Digital implementation of the bang-bang CDR; Small-signal model of the CDR with the forwarded clock
  22. 2018-03-05(pdf): Small-signal model of the CDR with the forwarded clock; Half rate implementation of phase detectors
  23. 2018-03-07(pdf): Oscillators; Ring oscillators
  24. 2018-03-09(pdf): Ring oscillator; LC oscillator
  25. 2018-03-12(pdf): Ring oscillator figure of merit; LC oscillators
  26. 2018-03-13(pdf): LC oscillators; Figure of merit; Phase-locked loop
  27. 2018-03-14(pdf): Phase detector characteristics
  28. 2018-03-16(pdf): PFD dead zone and blind zone; PLL phase domain model
  29. 2018-03-19(pdf): PLL phase domain transfer functions; Effect of charge pump current mismatch
  30. 2018-03-20(pdf): Reference feedthrough in a PLL; Additional poles to attenuate reference spurs
  31. 2018-03-21(pdf): Data transmission over a channel; Qualitative overview of impairments
  32. 2018-03-23(pdf): Channel response; Equivalent discrete-time response
  33. 2018-03-26(pdf): Intersymbol interference; Calculating BER with ISI
  34. 2018-03-27(pdf): Eye diagrams; Statistical eye
  35. 2018-03-28(pdf): Equalization
  36. 2018-04-02(pdf): Continuous-time linear equalizer in Rx; FIR equalizer in Tx
  37. 2018-04-03(pdf): Crosstalk; Decision feedback equalization
  38. 2018-04-04(pdf): Equalizer adaptation
  39. 2018-04-16(pdf): Equalizer adaptation; Adapting gain and offset
  40. 2018-04-17(pdf): DFE timing constraint; Speculative DFE; Half rate DFE
  41. 2018-04-18(pdf): Transmitter circuits; Current mode transmitters
  42. 2018-04-20(pdf): Voltage mode transmitters
  43. 2018-04-23(pdf): Voltage mode transmitters; Receiver circuits; DC offset in the receiver; AC coupling/dc offset cancellation
  44. 2018-04-24(pdf): Receiver circuits: Strongarm latch
  45. 2018-04-25(pdf): CML latch; TSPC flip-flop; PAM4 for lower bandwidth signaling