Integrated Circuits and Systems group, IIT Madras

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
publications:start [2019/06/04 03:49]
shanthi [2019]
publications:start [2019/06/04 03:50] (current)
shanthi [2019]
Line 2: Line 2:
  
 ===== 2019 ===== ===== 2019 =====
-  * Sundeep Javvaji, Vipul Singhal, Vinod Menezes, Rajat Chauhan, and Shanthi Pavan, "​Analysis and Design of a Multi-Step Bias-Flip Rectifier for Piezo Electric Energy Harvesting,"​ IEEE Journal of Solid State Circuits,// (to appear).  ​+  * Sundeep Javvaji, Vipul Singhal, Vinod Menezes, Rajat Chauhan, and Shanthi Pavan, "​Analysis and Design of a Multi-Step Bias-Flip Rectifier for Piezo Electric Energy Harvesting," ​// IEEE Journal of Solid State Circuits,// (to appear).  ​
   * Raviteja Theertham, Prasanth Kootala, Sujith Billa, and Shanthi Pavan, "A 24mW chopped CTDSM achieving 103.5dB SNDR and 107.5dB DR in a  250kHz bandwidth,"​ // IEEE Symposium on VLSI Circuits, Kyoto, Japan //, June  2019.   * Raviteja Theertham, Prasanth Kootala, Sujith Billa, and Shanthi Pavan, "A 24mW chopped CTDSM achieving 103.5dB SNDR and 107.5dB DR in a  250kHz bandwidth,"​ // IEEE Symposium on VLSI Circuits, Kyoto, Japan //, June  2019.
   * Raviteja Theertham and Shanthi Pavan, "​Unified analysis, modeling, and simulation of chopping artifacts in continuous-time delta-sigma converters,"​ // IEEE Transactions on Circuits and Systems: Regular Papers //, (to appear).   * Raviteja Theertham and Shanthi Pavan, "​Unified analysis, modeling, and simulation of chopping artifacts in continuous-time delta-sigma converters,"​ // IEEE Transactions on Circuits and Systems: Regular Papers //, (to appear).