This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision | ||
start [2020/06/28 14:18] nagendra |
start [2025/04/15 01:39] (current) nagendra |
||
---|---|---|---|
Line 7: | Line 7: | ||
We regularly have openings for students in our research group. If you wish to study here, go through [[forstudents/start|this page]] for more information and contact the [[people/start|faculty member]] working in your area of interest. Here is a short video about our group: | We regularly have openings for students in our research group. If you wish to study here, go through [[forstudents/start|this page]] for more information and contact the [[people/start|faculty member]] working in your area of interest. Here is a short video about our group: | ||
- | <html><center><iframe width="560" height="315" src="https://www.youtube.com/embed/wAZWBAM6-Ts" frameborder="0" allowfullscreen></iframe></center></html> | + | <html><iframe width="560" height="315" src="https://www.youtube.com/embed/wAZWBAM6-Ts" frameborder="0" allowfullscreen></iframe></html> |
===== News ===== | ===== News ===== | ||
- | * The paper **A 20 MHz Bandwidth Continuous-Time Delta-Sigma ADC Achieving 82.1 dB SNDR and >100 dB SFDR Using a Time-Interleaved Virtual-Ground-Switched FIR Feedback DAC** by Alok Baluni and Shanthi Pavan was presented at the IEEE Custom Integrated Circuits Conference in Mar. 2020. This paper won the **outstanding student paper award** at the conference, and will be presented at the plenary at CICC 2021. Congratulations Alok! | + | * Aman Saini, M Kameswar Reddy, Nandita Sarkar, Pratik Prashant Bharabat, Sammith K A, and Vaishnav J have joined our research group. A warm welcome to all of them! |
- | + | ||
- | * The paper **An 800MHz-BW VCO-Based Continuous-Time Pipelined ADC with Inherent Anti-Aliasing and On-Chip Digital Reconstruction Filter** by Hajime Shibata,..., and Shanthi Pavan was presented at the 2020 IEEE International Solid State Circuits Conference in San Francisco in Feb. 2020. | + | |
- | + | ||
- | * [[http://www.ee.iitm.ac.in/vlsi/_detail/iscas2020papers.png|11 papers]] from the group have been accepted for presentation at the 2020 International Symposium on Circuits and Systems to be held in Seville, Spain in May 2020. Congratulations to all authors. | + | |
([[newsarchives|Archive]]) | ([[newsarchives|Archive]]) |