This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision | ||
|
start [2020/12/22 05:28] shanthi [News] |
start [2024/04/01 02:31] nagendra |
||
|---|---|---|---|
| Line 4: | Line 4: | ||
| Our [[people/start|faculty]] and students are involved in research in the areas of analog, mixed signal, and RF design, analysis and simulation of noise in circuits, VLSI DSP architectures, and reconfigurable computing. Click on the tabs above to find out more about us and our research. | Our [[people/start|faculty]] and students are involved in research in the areas of analog, mixed signal, and RF design, analysis and simulation of noise in circuits, VLSI DSP architectures, and reconfigurable computing. Click on the tabs above to find out more about us and our research. | ||
| + | |||
| + | ===== Applications to 2024 July PhD/MS interviews ===== | ||
| + | |||
| + | Applications to the regular PhD/MS programs and the Texas Instruments supported MS program are now open. The deadline is **1 April 2024** <del>31st March 2024</del>. See links below for more information. | ||
| + | * https://research.iitm.ac.in/ : Applicants to all programs must fill out the application form here | ||
| + | * http://www.ee.iitm.ac.in/vlsi/tiiprogram/start : Additional form to be filled out for the TI MS program | ||
| We regularly have openings for students in our research group. If you wish to study here, go through [[forstudents/start|this page]] for more information and contact the [[people/start|faculty member]] working in your area of interest. Here is a short video about our group: | We regularly have openings for students in our research group. If you wish to study here, go through [[forstudents/start|this page]] for more information and contact the [[people/start|faculty member]] working in your area of interest. Here is a short video about our group: | ||
| - | <html><center><iframe width="560" height="315" src="https://www.youtube.com/embed/wAZWBAM6-Ts" frameborder="0" allowfullscreen></iframe></center></html> | + | <html><iframe width="560" height="315" src="https://www.youtube.com/embed/wAZWBAM6-Ts" frameborder="0" allowfullscreen></iframe></html> |
| ===== News ===== | ===== News ===== | ||
| - | * The book **Understanding Delta-Sigma Converters** (2nd Edition) authored by Shanthi Pavan, Richard Schreier and Gabor Temes has received the 2020 Outstanding Professional Book Award from the Wiley-IEEE Press. The Wiley-IEEE Press Professional Book Award annually recognizes the authors of an outstanding monograph or professional book published by Wiley-IEEE Press during a three-year window prior to the year of the nomination, in a field relevant to the IEEE. [[https://ieee-press.ieee.org/wiley-ieee-press-awards/]] | + | * Prakhar Rathore has joined our research group. A warm welcome to him! |
| - | + | ||
| - | * Shanthi Pavan will present an invited talk **Architectural and Design Challenges in High-Resolution Continuous-Time Delta-Sigma Data Converters** in the forum **Pushing the Frontiers in Accuracy in Data Converters and Analog Circuits** at the International Solid-State Circuits Conference (ISSCC) in February 2021. | + | |
| - | + | ||
| - | * Ankit, Arkaprabha, Chetna, Jeffry George, Manoj, Meghna, Para Brahmachari, Neel, Nilanjan, Nishanth, Paramita, Ravi Teja, Abhinav, Rohan, Sattiwk, Shivam, Shubham, Snigdha, Sumanth, Tavesh, Utkarsh, Vaibhav, and Vivek have a joined our research group. A warm welcome to all of them! | + | |
| - | + | ||
| - | * The paper **A 20 MHz Bandwidth Continuous-Time Delta-Sigma ADC Achieving 82.1 dB SNDR and >100 dB SFDR Using a Time-Interleaved Virtual-Ground-Switched FIR Feedback DAC** by Alok Baluni and Shanthi Pavan was presented at the IEEE Custom Integrated Circuits Conference in Mar. 2020. This paper won the **outstanding student paper award** at the conference, and will be presented at the plenary at CICC 2021. Congratulations Alok! | + | |
| - | + | ||
| - | * The paper **An 800MHz-BW VCO-Based Continuous-Time Pipelined ADC with Inherent Anti-Aliasing and On-Chip Digital Reconstruction Filter** by Hajime Shibata,..., and Shanthi Pavan was presented at the 2020 IEEE International Solid State Circuits Conference in San Francisco in Feb. 2020. | + | |
| - | + | ||
| - | * [[http://www.ee.iitm.ac.in/vlsi/_detail/iscas2020papers.png|11 papers]] from the group have been accepted for presentation at the 2020 International Symposium on Circuits and Systems to be held in Seville, Spain in May 2020. Congratulations to all authors. | + | |
| ([[newsarchives|Archive]]) | ([[newsarchives|Archive]]) | ||