This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
start [2018/07/23 14:59] nagendra |
start [2020/06/28 14:18] nagendra |
||
---|---|---|---|
Line 10: | Line 10: | ||
===== News ===== | ===== News ===== | ||
- | * Abilash Reddy, Aravindakshan, Ganta Satyanarayana, Guddanti Sivasai, Jishnu Chatterjee, Karthikeyan, Rohit Goel, Rishabh Sharma, Sonam Sadhukan, Subha Sarkar, Udit Kumar, Vinod Ganesan, and Yash Shah have joined our group. A warm welcome to all of them! | + | * The paper **A 20 MHz Bandwidth Continuous-Time Delta-Sigma ADC Achieving 82.1 dB SNDR and >100 dB SFDR Using a Time-Interleaved Virtual-Ground-Switched FIR Feedback DAC** by Alok Baluni and Shanthi Pavan was presented at the IEEE Custom Integrated Circuits Conference in Mar. 2020. This paper won the **outstanding student paper award** at the conference, and will be presented at the plenary at CICC 2021. Congratulations Alok! |
- | * [[http://www.ee.iitm.ac.in/vlsi/_detail/iscas2018papers.png?id=start|12 papers]] from our group will be presented at the 2018 International Symposium on Circuits and Systems to be held in Florence, Italy, in May 2018. Congratulations to all authors! | + | |
+ | * The paper **An 800MHz-BW VCO-Based Continuous-Time Pipelined ADC with Inherent Anti-Aliasing and On-Chip Digital Reconstruction Filter** by Hajime Shibata,..., and Shanthi Pavan was presented at the 2020 IEEE International Solid State Circuits Conference in San Francisco in Feb. 2020. | ||
+ | |||
+ | * [[http://www.ee.iitm.ac.in/vlsi/_detail/iscas2020papers.png|11 papers]] from the group have been accepted for presentation at the 2020 International Symposium on Circuits and Systems to be held in Seville, Spain in May 2020. Congratulations to all authors. | ||
([[newsarchives|Archive]]) | ([[newsarchives|Archive]]) |