This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision | Next revision Both sides next revision | ||
|
publications:start [2022/09/07 05:19] janakiraman [2022] |
publications:start [2022/09/22 14:17] janakiraman [2022] |
||
|---|---|---|---|
| Line 1: | Line 1: | ||
| ====== Publications ====== | ====== Publications ====== | ||
| ===== 2022 ===== | ===== 2022 ===== | ||
| - | * Karthikeyan. M, Vignesh Sunderesha, Janakiraman Viraraghavan, "Geometric Programming Approach to Glitch Minimization via Gate Sizing", in //IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems//, (TCAD) (Accepted) | + | * K. M. Vithagan, V. Sundaresha and J. Viraraghavan, "Geometric Programming Approach to Glitch Minimization via Gate Sizing," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022, doi: 10.1109/TCAD.2022.3207970. |
| - | * A. F. Davidson and J. Viraraghavan, "Layout-Based Digital IC Course Projects in Large Classes: Implementation, Evaluation, and Plagiarism Detection," in IEEE Transactions on Education, 2022, doi: 10.1109/TE.2022.3192624. (Early Access) | + | * A. F. Davidson and J. Viraraghavan, "Layout-Based Digital IC Course Projects in Large Classes: Implementation, Evaluation, and Plagiarism Detection," in IEEE Transactions on Education, 2022, doi: 10.1109/TE.2022.3192624. |
| ===== 2021 ===== | ===== 2021 ===== | ||