This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
newsarchives [2020/04/08 12:08] shanthi [News archive] |
newsarchives [2021/02/16 16:36] nagendra |
||
---|---|---|---|
Line 1: | Line 1: | ||
====== News archive ====== | ====== News archive ====== | ||
+ | ===== 2020 ===== | ||
+ | * The book **Understanding Delta-Sigma Converters** (2nd Edition) authored by Shanthi Pavan, Richard Schreier and Gabor Temes has received the 2020 Outstanding Professional Book Award from the Wiley-IEEE Press. The Wiley-IEEE Press Professional Book Award annually recognizes the authors of an outstanding monograph or professional book published by Wiley-IEEE Press during a three-year window prior to the year of the nomination, in a field relevant to the IEEE. [[https://ieee-press.ieee.org/wiley-ieee-press-awards/]] | ||
+ | | ||
+ | * Shanthi Pavan will present an invited talk **Architectural and Design Challenges in High-Resolution Continuous-Time Delta-Sigma Data Converters** in the forum **Pushing the Frontiers in Accuracy in Data Converters and Analog Circuits** at the International Solid-State Circuits Conference (ISSCC) in February 2021. | ||
+ | |||
+ | * Ankit, Arkaprabha, Chetna, Jeffry George, Manoj, Meghna, Para Brahmachari, Neel, Nilanjan, Nishanth, Paramita, Ravi Teja, Abhinav, Rohan, Sattiwk, Shivam, Shubham, Snigdha, Sumanth, Tavesh, Utkarsh, Vaibhav, and Vivek have a joined our research group. A warm welcome to all of them! | ||
+ | |||
+ | * The paper **A 20 MHz Bandwidth Continuous-Time Delta-Sigma ADC Achieving 82.1 dB SNDR and >100 dB SFDR Using a Time-Interleaved Virtual-Ground-Switched FIR Feedback DAC** by Alok Baluni and Shanthi Pavan was presented at the IEEE Custom Integrated Circuits Conference in Mar. 2020. This paper won the **outstanding student paper award** at the conference, and will be presented at the plenary at CICC 2021. Congratulations Alok! | ||
+ | |||
+ | * The paper **An 800MHz-BW VCO-Based Continuous-Time Pipelined ADC with Inherent Anti-Aliasing and On-Chip Digital Reconstruction Filter** by Hajime Shibata,..., and Shanthi Pavan was presented at the 2020 IEEE International Solid State Circuits Conference in San Francisco in Feb. 2020. | ||
+ | |||
+ | * [[http://www.ee.iitm.ac.in/vlsi/_detail/iscas2020papers.png|11 papers]] from the group have been accepted for presentation at the 2020 International Symposium on Circuits and Systems to be held in Seville, Spain in May 2020. Congratulations to all authors. | ||
+ | |||
+ | ===== 2019 ===== | ||
* Pranav Kumar and Priyadharshini have joined the group. A warm welcome to them! | * Pranav Kumar and Priyadharshini have joined the group. A warm welcome to them! | ||
* The paper **A 36 dB Gain Range, 0.5 dB Gain Step Variable Gain Amplifier with 10 to 25 MHz Bandwidth Third-Order Filter for Portable Ultrasound Systems** by Purnendu Bhattaru and Nagendra Krishnapura will be presented at the 2020 International Conference on VLSI Design to be held in Bangalore in January 2020. | * The paper **A 36 dB Gain Range, 0.5 dB Gain Step Variable Gain Amplifier with 10 to 25 MHz Bandwidth Third-Order Filter for Portable Ultrasound Systems** by Purnendu Bhattaru and Nagendra Krishnapura will be presented at the 2020 International Conference on VLSI Design to be held in Bangalore in January 2020. | ||
- | ===== 2019 ===== | ||
* The paper **A 2-Channel ADC Using a Delta-Sigma Modulator Without Reset & a Modulated-Sinc-Sum Filter** by Ashwin Kumar and Nagendra Krishnapura will be presented at the 45th European Solid-State Circuits Conference to be held in Krakow, Poland in September 2019. | * The paper **A 2-Channel ADC Using a Delta-Sigma Modulator Without Reset & a Modulated-Sinc-Sum Filter** by Ashwin Kumar and Nagendra Krishnapura will be presented at the 45th European Solid-State Circuits Conference to be held in Krakow, Poland in September 2019. | ||