Integrated Circuits and Systems group, IIT Madras

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision Both sides next revision
courses:ee5325_2019:start [2019/08/08 13:17]
qkhan
courses:ee5325_2019:start [2019/08/08 13:21]
qkhan [Course Contents]
Line 39: Line 39:
  
 //Switching DC-DC Converters//:​ //Switching DC-DC Converters//:​
-Types (Buck, boost, buck-boost),​ power FETs, choosing L and C, PWM modulation, leading, trailing and dual edge modulation, Losses in switching converters, output ripple, voltage Vs current mode control, CCM and DCM modes, hysteretic control, switched capacitor dc-dc converters, Small signal model of dc-dc converter, loop gain analysis of un-compensated dc-dc converter, type-I, type-II and type-III compensation,​ compensation of a voltage mode dc-dc converter, compensation of a current mode dc-dc converter, Selecting topology, selecting switching frequency and external components, sizing power FETs, segmented power FET, designing gate driver, PWM modulator, error amplifier, oscillator, ramp generator, feedback resistors, current sensing, PFM/PSM mode for light load, effect of parasitic on reliability and performance,​ current limit and short circuit protection, soft start control, chip level layout and placement guidelines, board level layout guidelines, EMI considerations.+Types (Buck, boost, buck-boost),​ power FETs, choosing L and C, PWM modulation, leading, trailing and dual edge modulation, Losses in switching converters, output ripple, voltage Vs current mode control, CCM and DCM modes, hysteretic control, switched capacitor dc-dc converters, Small signal model of dc-dc converter, loop gain analysis of un-compensated dc-dc converter, type-I, type-II and type-III compensation,​ compensation of a voltage mode dc-dc converter, compensation of a current mode dc-dc converter, Selecting topology, selecting switching frequency and external components, sizing power FETs, segmented power FET, designing ​building blocks (gate driver, PWM modulator, error amplifier, oscillator, ramp generator, feedback resistors), current sensing, PFM/PSM mode for light load, effect of parasitic on reliability and performance,​ current limit and short circuit protection, soft start control, chip level layout and placement guidelines, board level layout guidelines, EMI considerations.
  
 //​Introduction to Advanced Topics in Power Management//:​ //​Introduction to Advanced Topics in Power Management//:​