

# A Micropower Log-Domain Filter Using Enhanced Lateral PNPs in a $0.25\mu\text{m}$ CMOS Process

Nagendra Krishnapura<sup>1</sup> and Yannis Tsividis<sup>2</sup>  
Presenter: Atsushi Yoshizawa<sup>3</sup>

<sup>1</sup>Celight Inc., 485 D Rt. 1 S, Iselin, NJ, 08830, USA.

<sup>2</sup>Columbia University, New York, NY, 10027, USA.



<sup>3</sup>Sony Corporation, Tokyo, Japan.

# Outline


---

- Enhanced lateral PNP transistor.
- Log-domain filter.
- Measurement results.
- Conclusions.

# Conventional lateral transistor




"source" and  
"drain" junctions



- Parasitic transistor  $Q_S$  lowers  $\alpha$  and  $\beta$ .




# Enhanced lateral transistor



[Verdonckt-Vandebroek, '91]


- Gate connected to the base.
- Surface is more negative than deep inside the  $n^-$  well.

# Enhanced lateral transistor



- $V_{EB}(Q_S) < V_{EB}(Q_L) \Rightarrow Q_S$  is suppressed.

# First-order log-domain filter




[Punzenberger '97]

$$\frac{di_D}{dt} = -\frac{I_0}{CV_t}i_D + \frac{I_0}{CV_t}i_A$$

- Large signal linear from  $i_A$  to  $i_D$ .

# Second-order Butterworth filter


---



$$\frac{Y(s)}{U(s)} = \frac{1/2}{1 + (s/\omega_p) + (s/\sqrt{2}\omega_p)^2}$$

- Two first-order filters in a feedback loop.

# Second-order Butterworth filter



- bandwidth =  $\sqrt{2}I_0/C$  rad/s.




# Second-order Butterworth filter

---

- 0.25  $\mu\text{m}$  CMOS technology.
- Enhanced lateral PNP transistors.
- pMOS accumulation capacitors.
- Supply voltage = 1.5 V.
- $I_0 = 0.5 \mu\text{A}$ .

# Chip photograph




pMOS accumulation  
capacitor ( $0.022 \text{ mm}^2$ )

active circuit

$0.085 \text{ mm}^2$


# Lateral PNP: Measured I-V characteristics



- Slope factor = 1.04; Early voltage = 2.3 V.

# Measured results: Frequency response


---



- dc gain = -4.1 dB; bandwidth = 22 kHz.



# Measured results: Tuning

---




# Bandwidth and current consumption


---



# Measured results with $I_o = 0.5 \mu\text{A}$



# Measured results with $I_o = 1 \mu\text{A}$





# Summary

---

Technology	0.25 $\mu\text{m}$ CMOS	
Chip area	0.085 mm <sup>2</sup> (excl. pads)	
Supply voltage	1.5 V	
Bias current ( $I_0$ )	0.5 $\mu\text{A}$	1 $\mu\text{A}$
-3 dB BW (kHz)	22	41
Power diss. ( $\mu\text{W}$ )	4.1	8.3
o/p noise (rms nA)	0.25	0.46
$S/N$ @ 1% THD	56.1 dB	47.0 dB
Max. $S/(N + THD)$	44.9 dB	40.5 dB
$\frac{\text{Power dissipation}}{\text{order} \cdot \text{BW}}$	93.2 pJ	101.2 pJ

# Conclusions

---

- An alternative technique for designing log-domain filters in CMOS technologies is explored.
- A second-order filter using enhanced lateral PNP transistors is demonstrated.
- Performance of the prototype filter is shown to be comparable to that of log-domain filters fabricated in bipolar technologies.