




Strongarm latch




Minimize parasitic capacitances on the latch nodes



$C_1 \neq C_2$

$C_1 < C_2$



StrongArm latch: (+ RS latch) = DFF ^{Edge triggered FF}


- Single clock phase

- Small aperture time (high BW)



- Decision slicer in the Rx

- FFs in CDR, Deserializer

- FFs in Tx Equalizer, Serializer



$h(T_0, T)$



* Conventional CMOS circuits at lower rates

* True-single-phase clocked Flip Flop (TSPC)


- Dynamic FF - single clock phase


(No regeneration)

→ charge held on some nodes

→ Lower frequency limit


TSPC FF (frequency divider)






CMOS
Inverter

$$Y = \bar{X}$$




C²MOS

$$Y = \bar{X} \text{ if } CK = 1$$




Clocked
for $X=1$






Clocked for
 $X=0$

Current-mode drivers

Transmit drivers:



$$I_{sx} = V_p / 2R_0$$



Transmit Drivers:

- * Differential termination is more efficient (less transmitter current)
- * Voltage mode transmitter is more efficient

Same transmitter supply voltage in both cases