



Latch — Making decisions

— Flip-flops in CDR, Serializer/Deserializer

Latch



ECL - Emitter coupled logic



CML - Current mode logic

Output levels: $V_{DD}, V_{DD} - I_0 R_L$

output swing $I_0 R_L$ must be $>$ switching voltage $V_{SAT,1}$


$V_{i,cm}$: such that the transistors remain in saturation region

Cascode: $V_{0,cm} = V_{i,cm}$
 $V_{DD} - I_0 R_L / 2 = V_{i,cm}$ $\Rightarrow I_0 R_L < V_T$



$$V_T + V_{DSAT, I_o} = V_T + \sqrt{2} V_{DSAT, I_o/2}$$

$$\underline{V_{icm} \pm \frac{V_i}{2}}$$





$$\underline{\underline{I_D R_L < V_T}}$$

From
 prev.
 stage

Common mode voltage of V_{csp} , V_{cpm} must be lower than V_{icm} .


Tail current source has to be accommodated





Load
 input
 signal
 diff pair
 clock
 diff pair
 Tail
 source

Sige
 BJT



Simplifications

1. Eliminate the tail source

⇒ Current depends


on V_{ckp}, V_{ckm} levels

Easier to fit into a lower supply voltage


2. Use full swing


V_{ckp}, V_{ckm}

→ Simplified generation of V_{ckp}, V_{ckm}



Reset (eliminate hysteresis)







Reset both sides to V_{op}

CML latch:




- * Voltage swing limited
- * Fastest latch in a given process
- * Static power consumption
(high power consumption)

CMOS gates: no static current






Pseudo differential G_m pair



$$G_m = g_{mp} + g_{mn}$$

Both in saturation

v_i



V_{op}, V_{om} perfect matching
 Stay at V_M

$$V_{op} = V_{om} = V_M$$

$V_{op}, V_{om} = V_M \pm \Delta V$ (Self bias voltage)

Regenerate

Cross-coupled inverter pair

