


# Linear equalization

$(H_{Tx} \cdot H_{Rx})$  - both for signal and xtalk



Semi-digital FIR

\* Accurate weights

\* Can realize high order, but gain has to be reduced to fit Tx voltage limits

\* Pre- and post-cursor taps

increases  
hf noise  
added before  
the CTLE

CT linear equalizer

\* Simple (1 zero)

\* Depends on analog comp. values


\* Can have gain

\* hf boost


\* Ind. of clock

---


They increase crosstalk relative to the signal



Crosstalk cancellation




chip #1





chip #2

# Ethernet

4 twisted pairs









Decision feedback equalizer

Use the Rx decisions as an estimate of the Tx bits and feedback from that

Can only cancel post-cursor ISI



$x[n]$ : Tx bits

$w[n]$ : crosstalk


Crosstalk/Noise not boosted at  
 Comparator input

Xtalk/noise  
 boosted  
 at  
 Comparator  
 input

$w[n] - a, w[n-1]$   
 $w(z) (1 - a, z^{-1})$

## Decision feedback equalizer


- \* Feedback from Rx decision
- \* Potential for error propagation —  
Not an issue @ small BER
- \* No amplification of noise/crosstalk




Semi digital

Reduces steady-state amplitude

Pre-cursor ISI




Independent of CDR  
Eye opening



Needs CDR


Effective, only for post-cursor



ISI




# DFE



DFE for channel TF

$$1 + a_1 z^{-1}$$



Filter.

$$\frac{1}{1 + a_1 z^{-1}}$$

Implementation: Very challenging