



Equalizer H_{eq} in the CT domain



Rx equalization:




DT domain after sampling \rightarrow clock recovery has to be functional

- \rightarrow Transfer fn. can be implemented more precisely
- \rightarrow Need analog delays [Can be realized after the ADC]

CT domain : Does not require the clock

Analog inaccuracy in the equalizer TF.

Low order equalization




Single-pole
low pass

$$H_{eq} = \frac{(1+s/p_1)}{(1+s/p_2)(1+s/p_3) \dots}$$

Ideal equalization

$$\underline{H_{eq} = H_{ch}^{-1}(f)}$$

Continuous-time linear equalizer






$[H_{ch}]$ — High order transfer fn.
 $[H_{ch}]$ — Nulls in H_{ch}


$\left(\frac{1 + s/z_1}{(1 + s/p_1)^{(\dots)}} \right)$

Implementation:

$$H_{eq}(s) = \frac{1 + s/z_1}{1 + s/p_1}$$


$$z_1 < p_1$$







$$\frac{1 + s/z_1}{1 + s/p_1} \quad \frac{1}{1 + s/p_2}$$

$$p_2 = 1/R_L C_p$$




$$z_1 = \frac{1}{R_S C_S} \quad ; \quad p_1 = \frac{g_m + 1/R_S}{C_S}$$





$$\frac{1 + s/z_1}{s/z_2}$$



To realize a low freq. zero, \$L\$ has to be large

CTLE in the Rx:

* Provides equalization independent of clock recovery

* 1 zero / pole realized to get some high frequency boost

