

L

L

E



L

X

L

# Half-rate bang-bang phase detector



Full rate clock



CK<sub>0</sub>



CK<sub>180</sub>




CK<sub>90</sub>



CK<sub>270</sub>



CK<sub>0</sub>



CK<sub>180</sub>



Data rate: 10Gb/s

Full rate:

CK : 10GHz

Half rate:


CK : 5GHz

Two phases of full rate clock

4 phases @ half-rate clock


# 4 phases of the half rate clock

---




Measure output


Same latency as before



## Half rate:

- \* Distribute clock at a lower frequency  
[But twice the number of phases]
- \* Waveforms have longer time to settle
- \* Longer regeneration time in flip-flops
- \* Setup, hold time <sup>constraints</sup> the same (Input data at the original  $\wedge$  rate)
- \*  $\sim 2\times$  the number of components.






$$T_d = T_{d0} - k_d \cdot V_{ctrl}$$

$$\frac{I_{cp} \cdot T_0}{C} \cdot \omega_0 \cdot k_d$$

$$\frac{2\pi I_{cp} k_d}{C}$$


$$\phi_D = \phi_{D0} - N_{ctrl} \cdot \phi_{I_{cp}}$$



$$\phi_{LSB} = \frac{2\pi I_{cp} k_d}{C}$$



$$\frac{100 \mu\text{A} \cdot 100 \text{ pF} / \text{V}}{1 \text{ pF}} = 10^{-2} \text{ V}$$



$$\alpha \cdot \textcircled{1} + (1-\alpha) \cdot \textcircled{2}$$