# EE539: Analog Integrated Circuit Design; HW3 

Nagendra Krishnapura (nagendra@iitm.ac.in)

due on 10 Feb. 2008
$0.18 \mu \mathrm{~m}$ technology parameters: $V_{T n}=0.5 \mathrm{~V} ; V_{T p}=$ $0.5 \mathrm{~V} ; K_{n}=300 \mu \mathrm{~A} / V^{2} ; K_{p}=75 \mu \mathrm{~A} / V^{2} ; A_{V T}=$ $3.5 \mathrm{mV} \mu \mathrm{m} ; A_{\beta}=1 \% \mu \mathrm{~m} ; V_{d d}=1.8 \mathrm{~V} ; L_{\min }=$ $0.18 \mu \mathrm{~m}, W_{\text {min }}=0.24 \mu \mathrm{~m}$; Ignore body effect unless mentioned otherwise.


Figure 1:

1. The opamp used in Fig. 1(a) has an ideal integrator response $\omega_{u} / s$. The resistors used have a sheet resistance $R_{s h}$, a parasitic capacitance per unit area $C_{a}$, and a relative mismatch standard deviation $\sigma_{R}=$ $A_{R} / \sqrt{W L}$. The parasitic capacitance $C_{p}$ is modeled as shown in Fig. 1(b). The opamp is such that current out of the opamp is supplied from the positive supply and current into the opamp is supplied from the negative supply.

Calculate the loop gain $L(s)$. Choose $\omega_{u}$ to get the highest bandwidth without peaking in the frequency response. What is the closed loop bandwidth of the amplifier in this condition? What is relative gain er$\operatorname{ror} \sigma_{A}$ ? Calculate the total power $P_{d}$ driven from the power supplies when the input is a sinusoid of peak value $V_{p}$. (Express your answers in terms of resistor
dimensions and process constants.)
Relate the power dissipation $P_{d}$, relative gain error $\sigma_{A}$, and the amplifier bandwidth. What tradeoffs are implied by this relationship?


Figure 2:
2. Two transistors carrying a current $I_{D}$ are required to have a current mismatch $\leq \sigma_{I_{D}}$ and operate in saturation with an output voltage $V_{\text {out }}$ (Fig. 2). Compute the transistor dimensions and its $f_{T}$ in terms of the mismatch constants $A_{V T}$ and $A_{\beta}, I_{D}, \sigma_{I_{D}}$ and $V_{o u t}$. Comment on the tradeoffs implied by this relationship.
3. (Repeat this for nMOS and pMOS and compare the results) Bias a transistor with $V_{G S}=V_{D S}=0.8 \mathrm{~V}$ and determine $W$ (with $L=0.18 \mu \mathrm{~m}$ ) to get a current of $100 \mu \mathrm{~A}$. Simulate $S_{I_{D}}$ the noise spectral density of drain current from 100 Hz to 100 MHz .
Double the length and resize $W$ to get $100 \mu \mathrm{~A}$, and simulate $S_{I_{D}}$. Repeat until $L=5.76 \mu \mathrm{~m}$. Overlay the spectral density plots (log y axis) and identify the $1 / f$ noise corners. Plot the $1 / f$ noise corners vs. $L$. Briefly explain the results.

