

E 4316: Analog systems in VLSI
 HN3 solutions Nagendra Krishnapura


Q) (12.7) Worst case DNL occurs @ MSB transition

	Ideal	Actual
0 111 1111	$127C$	$127C(1-0.005) = 126.315$
1 000 0000	$128C$	$128C(1+0.005) = 128.64$
step	C	$2.275C$
DNL =	$\frac{2.275C - C}{C} = \underline{\underline{1.275LSB}}$	

(12.8)


Define $V_{GST} = V_{GS}(q_1) - V_T$ when $I_d(q_1) = I_0$

(also $= V_{GS}(q_2) - V_T$ when $I_d(q_2) = I_0$)



The jump in x_1 increases if d_i, \bar{d}_i don't cross at the midpoint of V_{max}, V_{min}

(12.16)


approx. behavior

$V_{d_1} < V_{bias}$: α_1 acts as a source follower

$V_{d_1} > V_{bias}$: α_2 acts as a source follower.


The problem says "threshold voltage", but the gate-source drop is $|V_{gs}| = V_T + (\cdot)$.

Assume that $V_{gs}(Q_1) = -1.5V \Rightarrow I_{ds}(Q_1) = -I_d$.



(12.18)

$$50\mu A = \frac{92\mu A/V^2}{2} \cdot \frac{W}{L} (3V - 1V)^2$$




$$\therefore \frac{W}{L} = 0.272$$

$$g_m = 92\mu A/V^2 \cdot \frac{W}{L} (3V - 1V) = 50\mu S$$

$$\Delta V = 1mV \Rightarrow \Delta I = 50nA$$

$$\frac{\Delta I}{I} = \frac{50nA}{50\mu A} = 0.1\%$$

(12.19)



$$5\mu A = \frac{92\mu A/V^2}{2} \cdot \frac{W}{L} (3V - 1V)^2$$

$$\therefore \frac{W}{L} = 0.0272$$

$$g_m = 92\mu A/V^2 \cdot \frac{W}{L} (3V - 1V) = 5\mu S$$

$$\Delta V = 1mV \Rightarrow \Delta I = 5nA$$

$$\frac{\Delta I}{I} = \frac{5nA}{5\mu A} = 0.1\% \quad \frac{\Delta I}{I_{ref}} = 0.01\%$$

12.17, 12.18:

$$\frac{\Delta I}{I_0} = \frac{g_m \cdot \Delta V}{I_0}$$

$$= \frac{\mu g_s \frac{W}{L} \cdot (V_{GS} - V_T)}{\frac{\mu g_s \frac{W}{L}}{2} (V_{GS} - V_T)^2} \cdot \Delta V.$$

\therefore % change in the transistor current is a function of only $(V_{GS} - V_T)$. It is the same for the 2 cases.

2). (a) 10 bit dac.


$$I_{unit} = \frac{\Delta V_{out, max} / R}{2^N - 1} = \frac{1.023V / 200\Omega}{1023} = 5\mu A$$

$$(b) V_{out, min} = V_{dd} - 1.023V = 1.477V$$

$$V_g - V_{out, min} \leq V_T \text{ to keep } M_3 \text{ in saturation}$$

$$\therefore V_g \leq 2.227V$$

(c)

When M_2 just turns off,

$$V_{b1} = V_L$$

$$V_{GS, M_2} = V_T > V_{GS, M_3} = V_T + \sqrt{I_{unit} \frac{2L}{\mu g_s W}}$$



$$\therefore V_{b1} = V_g + \sqrt{I_{unit} \frac{2L}{\mu g_s W}}$$

$$V_L = 2.227V - 0.141V = 2.086V$$

$$\text{III}_y \quad V_H = 2.227V + 0.141V = 2.368V$$

(d). Lowest voltage on M_1 drain when M_2 is OFF

$$V_{d,M_1} = V_g - V_{gT,M_3} = V_g - V_T - \sqrt{I_{unit} \frac{2L}{MC_{ox}W}}$$

$$= 1.336V$$

$$V_{bias} - V_{d,M_1} \leq V_T$$

$$\therefore V_{bias} \leq 2.086V$$

(e) $\frac{W}{L} = 0.056$

(f) current mismatch between 2 current sources = $\Delta V_T \cdot g_m = DNL \cdot I_{unit}$

$$g_m = MC_{ox} \frac{W}{L} (V_{gs} - V_T) = 7.49 \mu S$$

~~$$g_m \cdot \sigma_{V_T} \leq \frac{I_{sg}}{4} = 1.25 \mu A$$~~

given: $g_m \cdot \sigma_{V_T} \leq \frac{I_{sg}}{4} = 1.25 \mu A$

$$\sigma_{V_T} \leq \frac{1.25 \mu A}{7.49 \mu S} = 167 mV$$

$N \& L$ can be computed, but at the 10 bit level, the ~~desired~~ mismatch is so large that it makes no sense for the DNL specification.
 (gate area $\approx 0.101 \mu^2$).

If INL is required to be $\leq \frac{1}{4}LSB$,

$$INL [n] \simeq \frac{n}{N} \sqrt{N-n} \cdot \frac{\sigma(\Delta I)/\sqrt{2}}{I_{unit}}$$


$$INL_{max} \quad (at n=N/2) = \frac{1}{2} \sqrt{\frac{N}{2}} \cdot \frac{\sigma(\Delta I)/\sqrt{2}}{I_{unit}} \leq \frac{1}{4} LSB$$

$$\sigma(\Delta I) = 0.156 \mu A$$

$$\sigma_{V_T} \leq \frac{0.15 \mu\text{A}}{7.49 \mu\text{s}} = 20.8 \text{ mV}$$

$WL = 0.058 \mu\text{m}^2$, still very small.

(g)




Assuming $0.5 \mu\text{m}$ devices for both M_3 & M_1 ,

$$\lambda = \frac{0.2 \text{ V}^{-1}}{0.95} = 0.4 \text{ V}^{-1}$$

$$\text{output resistance } r_{ds} = \frac{1}{\lambda I_d} = 500 \text{ k}\Omega$$

$$g_{m3} = M_{n3} \frac{W}{L} (V_{gs} - V_t) = 70.7 \mu\text{S}$$

$$r_{out,cell} = g_{m3} r_{ds3} r_{ds1} + r_{ds1} + r_{ds3} = 18.7 \text{ M}\Omega$$

(h). Absolute error of $\frac{1}{2}$ LSB

$$\text{Error} = \left| I_{max} \cdot \left(R_L / R_{out} \right) - I_{max} \cdot R_L \right|$$

$$= I_{max} \cdot \frac{R_L^2}{R_L + R_{out}} = \frac{I_{unit} \cdot R_L}{2} \quad \leftarrow V_{LSB}$$

$$\therefore R_{out} = \frac{2 R_L}{I_{unit}/I_{max}} - R_L$$

$$= (2(z^N - 1) - 1) R_L$$

$$\therefore R_{out} = 409 \text{ k}\Omega$$

$$R_{out} = \frac{R_{out,cell}}{2^N - 1}$$

$$\therefore R_{out,cell} = R_{out} \cdot 2^N - 1$$

$$= 418 \text{ M}\Omega$$

(parallel connection)

[The ~~the~~ output resistance computed in (g) is insufficient.
A longer channel needs to be used for M_1 .]

(i) $\text{fF}/\mu\text{m}$ capacitance for M_3

$$\therefore \text{total capacitance} = 2.5\mu\text{m} \cdot \frac{\text{fF}}{\mu\text{m}} \cdot 1023 = 2.56\text{ pF}$$

Setting to $\frac{1}{2} \text{LSB}$ ($= \frac{1}{2^n}$) \Rightarrow

$$e^{-T_{\text{settle}}/C} = \frac{1}{2^n}$$

$$T_{\text{settle}} = T \cdot n \cdot \ln(2) = RC \cdot 11 \cdot \ln(2) \approx 3.9\text{ ns}$$

$$\therefore \text{conversion rate} = \frac{1}{3.9\text{ ns}} = 256 \text{ MHz}$$