


# E6316: Analog systems in VLSI :: HW2 solutions

Nagendra Krishnapura


(1) (12.2) Worst case  $R_{ladder}$ : code = 10000000 (middle tap)



$$\begin{aligned} \tau_{oc} &= R_{ladder} \cdot C \\ &+ (R_{ladder} + R) \cdot 2C \\ &+ (R_{ladder} + 2R) \cdot 2C \\ &+ \vdots \\ &+ (R_{ladder} + 8R) \cdot 2C \end{aligned} \quad \begin{aligned} &= R_{ladder} \cdot 17C + 2C \cdot R \cdot \frac{8 \cdot 9}{2} \\ &= R_{ladder} \cdot 17C + 72RC \\ &= 3105ns \end{aligned}$$

~~(12.3)~~ Settling time to 0.1% = 691  $\tau$  = 21.1ns

(12.4) 2 string DAC



$$\begin{aligned} V_{out} &= (V_{top} - V_{off1})(1-\alpha) + (V_{bot} - V_{off2})\alpha + V_{off3} \\ &= \underbrace{V_{top}(1-\alpha) + V_{bot}\alpha}_{\text{ideal output}} + \underbrace{[-V_{off1}(1-\alpha) - V_{off2}\alpha - V_{off3}]}_{\text{error}} \end{aligned}$$

Assuming worst case addition of error and identical offsets,  $[V_{off1} = V_{off2} = V_{off3} = V_{off}]$ .

$$V_{error} = 2 \cdot V_{off} \leq V_{LSB} = \frac{5V}{2^{10}}$$

$$\therefore V_{off} \leq \frac{5V}{2^{11}} = 2.44 \text{ mV}$$

[This is assuming that all 3 opamp offsets are simultaneously present & adding in the worst case. If each is present by itself,  $V_{off} \leq \frac{5V}{2^{10}} = 4.88 \text{ mV}$ ]

$$\begin{aligned} (12.6) \quad -V_{out} &= \left[ \frac{b_1}{2R(1+\alpha_1)} + \frac{b_2}{4R(1+\alpha_2)} + \frac{b_3}{8R(1+\alpha_3)} + \frac{b_4}{16R(1+\alpha_4)} \right] R \cdot V_{ref} \\ &= \underbrace{\left[ \frac{b_1}{2} + \frac{b_2}{4} + \frac{b_3}{8} + \frac{b_4}{16} \right]}_{\text{ideal output}} V_{ref} + \underbrace{\left[ b_1 \cdot \frac{\alpha_1}{2} + b_2 \cdot \frac{\alpha_2}{4} + b_3 \cdot \frac{\alpha_3}{8} + b_4 \cdot \frac{\alpha_4}{16} \right]}_{\text{error}} V_{ref} \end{aligned}$$

Allowable error =  $\frac{V_{ref}}{2^{10}}$  (10 bit linearity; but the absolute linearity requirement is irrelevant here. what is asked for is the <sup>comparative</sup> accuracy requirements of the 4 resistors)

Error due to each resistor =  $\epsilon \cdot V_{ref} (= \frac{V_{ref}}{2^{10}})$ .

$$\frac{\alpha_1}{2} = \frac{\alpha_2}{4} = \frac{\alpha_3}{8} = \frac{\alpha_4}{16} = \epsilon$$

$$d_2 = 2d_1$$


$$d_3 = 4d_1$$

$$d_4 = 8d_1$$


Lower significant bits can be successively worse.

(12.16). The ends of all the '2R' resistances in the circuit are at 100mV instead of 0V in the ideal case.

case:



ideal



non-ideal

$$V_{ref}' = V_{ref} - 100mV$$

All the currents are scaled by  $\frac{V_{ref}'}{V_{ref}}$ .

$$\therefore \text{D/A output } V_{out} = \frac{V_{ref}'}{V_{ref}} \left( \frac{b_1}{2} + \frac{b_2}{4} + \frac{b_3}{8} + \frac{b_4}{16} \right)$$


$$= (V_{ref} - 100mV) \left( \frac{b_1}{2} + \frac{b_2}{4} + \frac{b_3}{8} + \frac{b_4}{16} \right)$$

~~100mV~~ 100mV drop across all the switches simply scales the reference voltage. This shows the importance of scaling the switch sizes with the currents - they carry (so that the voltage remains a constant).   
 ( $\Rightarrow$  switch conductance)

$$(12.11) \cdot R_A = 2.01 R_B \quad (R_B = R)$$

$$-V_{out} = V_{ref} \cdot \left( \frac{b_1}{2.01} + \frac{b_2}{4} + \frac{b_3}{8} + \frac{b_4}{16} \right)$$

$$\text{Error} = \left( V_{ref} \cdot \frac{b_1}{2.01} - V_{ref} \cdot \frac{b_1}{2.0} \right) \quad (b_1 = 1)$$



$$\approx -V_{ref} \cdot \frac{1}{2} \quad (0.005)$$

$$\text{Error (in } V_{LSB}) = 0.04 V_{LSB}$$

$$V_{LSB} = \frac{V_{ref}}{2^4}$$

(Fig. 1)

$$2(a). \left. V_{out} \right|_{R_{in}=\infty} = V_{os}$$

$$\left. V_{out} \right|_{R_{in}=15} = V_{os} \left( 1 + \frac{R_f}{R_1} \right) + \underbrace{V_{ref} \cdot \frac{15}{16}}_{\text{ideal output}}$$

$$= V_{os} \left( 1 + \frac{15}{16} \right) + V_{ref} \cdot \frac{15}{16}$$

$$\text{Gain} = \frac{V_{ref} \cdot 15/16 + V_{os} \cdot 15/16}{V_{ref}/16} = 15 + \frac{V_{os}}{V_{ref}} \cdot 15 = 15 \left( 1 + \frac{V_{os}}{V_{ref}} \right)$$


∴ offset, after adjusting <sup>(Scaling)</sup> for gain error

$$= \frac{V_{os}}{\left( 1 + \frac{V_{os}}{V_{ref}} \right)} \cdot \frac{1}{V_{ref}/16} = 16 \cdot \frac{V_{os}/V_{ref}}{1 + V_{os}/V_{ref}} \quad (\text{in LSBs})$$

(b) For offset = 1LSB,  $\frac{V_{os}}{V_{ref}} = \frac{1}{15}$

(c) Lowest bandwidth when all <sup>input bits</sup> ~~resistors~~ are on (= 1)

when the code switches to 1111, the picture looks like



$\Delta I$  is the difference between the current being fed to the virtual ground between the current & previous code.

$$-V_{out} = \frac{\Delta I(s) \cdot R}{1 + \frac{s}{\omega_n} \cdot \frac{R + R/15}{16/15 R}} = \frac{\Delta I(s) \cdot R}{1 + \frac{s}{\omega_n} \cdot \frac{31}{15}}$$

$$\text{settling time constant} = \frac{31}{15\omega_n}$$

for settling to  $\frac{1}{4}$  LSB ( $\frac{1}{2^6}$ ), # time constants = 4.2

$$4.2 \cdot \frac{31}{15 \cdot \omega_n} = 100 \text{ ns}$$

$$\omega_n = 13.7 \text{ MHz} \cdot 2\pi = 86 \text{ Mrad/s}$$

Fig. 2

$$(a) \quad +V_{out} \Big|_{D_{in}=0} = V_{os}$$

$$V_{out} \Big|_{D_{in}=k} = -V_{ref} \cdot \frac{k}{16} + V_{os} (1 + R \cdot G_{in}[k])$$

$G_{in}[k]$ : ~~impedance~~ impedance looking in to the ladder from the virtual ground.


[see next page for detailed calculations]

$$\Rightarrow V_{out} \Big|_{D_{in}=15} = -\frac{15}{16} V_{ref} + 2.5495 \cdot V_{os}$$

$$\text{DAC gain} = \frac{V_{out} \Big|_{D_{in}=15} - V_{out} \Big|_{D_{in}=0}}{V_{LSB}} = -15 + (1.5495) \cdot 16 \cdot \frac{V_{os}}{V_{ref}}$$

$$\text{DNL}[k] = \frac{1}{V_{LSB} \cdot \text{gain/ideal gain}} \cdot \frac{V_{out}[k] - V_{out}[k-1]}{V_{LSB} \cdot \text{gain/ideal gain}} - 1$$

$$= \frac{1}{V_{LSB}} \cdot \frac{V_{LSB} - V_{os} \cdot R \cdot (G_{in}[k] - G_{in}[k-1])}{\text{gain/ideal gain}} - 1$$



$$\begin{aligned}
 b_1 = 1, \quad b_2 = b_3 = b_4 = 0; \quad R_{in1} &= 2R \\
 b_2 = 1, \quad b_1 = b_3 = b_4 = 0; \quad R_{in2} &= \frac{8}{3}R \\
 b_3 = 1, \quad b_1 = b_2 = b_4 = 0; \quad R_{in3} &= \frac{32}{11}R \\
 b_4 = 1, \quad b_1 = b_2 = b_3 = 0; \quad R_{in4} &= \frac{127}{42}R
 \end{aligned}$$

$$\frac{1}{R_{in}} = \frac{b_1}{2R} + b_2 \cdot \frac{3}{8R} + b_3 \cdot \frac{11}{32R} + b_4 \cdot \frac{42}{127R}$$

$$\begin{aligned}
 b_4 \text{ increment: } \Delta G_{in} &= \frac{42}{127R} = \frac{0.3297}{R} \\
 b_3 \text{ increment: } \Delta G_{in} &= 0.030/R \\
 b_2 \text{ increment: } \Delta G_{in} &= -\frac{0.2095}{R} \\
 b_1 \text{ increment: } \Delta G_{in} &= -\frac{0.5495}{R}
 \end{aligned}$$

$$\left( \frac{1}{R_{in4}} \right) \\
 \left( \frac{1}{R_{in3}} - \frac{1}{R_{in4}} \right) \\
 \left( \frac{1}{R_{in2}} - \frac{1}{R_{in3}} - \frac{1}{R_{in4}} \right)$$

$$\text{When } b_1 = b_2 = b_3 = b_4 = 1, \quad G_{in} = 1.5495/R$$

$$V_{out} = -\frac{15}{16} V_{ref} + 2.5495 V_{os}$$

CALCULATING  $R_{in}$

For simplicity of expression, ignore gain error.

$$DNL[k] = -\frac{V_{OS}}{V_{LSB}} R (G_{in}[k] - G_{in}[k-1])$$

Largest  $G_{in}[k]$  occurs when MSB ( $b_1$ ) turns on

$$G_{in}[k] - G_{in}[k-1] = \frac{0.5495}{R} \cdot \left( = G_{in_1} - G_{in_2} - G_{in_3} - G_{in_4} \right)$$

$$DNL_{max} = \frac{0.5495}{R} \cdot \frac{V_{OS}}{V_{LSB}}$$

with gain error,

$$DNL_{max} = \frac{0.5495 \cdot b_1 / V_{LSB}}{1 + \frac{16}{15} (2.5495) \frac{V_{OS}}{V_{ref}}}$$

(b) For  $DNL_{max} = 1 \text{ LSB}$ ,  $V_{OS} = \frac{V_{LSB}}{0.5495}$

(c) Lowest bandwidth when all bits turned on.

$$G_{in} = G_{in_1} + G_{in_2} + G_{in_3} + G_{in_4} = \frac{1.5495}{R}$$

$$\text{Bandwidth} = \frac{\omega_u}{1 + R \cdot \frac{1.5495}{R}} = \frac{\omega_u}{2.5495} \quad (\text{rad/s})$$

$$\text{time constant, } \tau = \frac{2.5495}{\omega_u}$$


$$4.2\tau = 4.2 \frac{2.5495}{\omega_u} = 100 \text{ ns}$$

$$\omega_u = 107 \text{ Mrad/s} \quad (\equiv 17.05 \text{ MHz})$$



③ (a)  $R_{mos} = \frac{L}{W \cdot \mu C_{ox}} \cdot \frac{1}{V_{GS} - V_T}$

Use  $L = 0.25 \mu m$ , the minimum available  
 this results in the lowest resistance for a  
 given bias & width.



$$\tau = 2C \cdot R + 2C \cdot 2R + \dots + 2C \cdot 7R + C \cdot 8R$$

$$= 2C \cdot \frac{8 \cdot 9}{2} - C \cdot 8R = \underline{64RC}$$

$$t_{\text{settling}} = 8.3\tau = \underline{532.3RC}$$

$$\frac{1}{t_{\text{settling}}} = \frac{1}{2^2}$$

$$R = \frac{L}{W \cdot \mu C_{ox}} \cdot \frac{1}{V_{GS} - V_T}$$

$$C = W \cdot C_w$$

$$C_w = 1 \text{ fF} / \mu m$$

$$\therefore t_{\text{settling}} = 532.3RC = 532.3 \frac{L \cdot C_w}{\mu C_{ox} (V_{GS} - V_T)}$$

$$L = 0.25 \mu m; C_w = 1 \text{ fF} / \mu m; \mu C_{ox} = 100 \mu A / V^2; (V_{GS} - V_T)_{\text{min}}$$


Minimum bias  $(V_{GS} - V_T)$  when  
 the top of the R-string  
 is connected to the output

$$= (2.5V - 1V - 0.75V) = 0.75V$$

$$\therefore t_{\text{settling}} = 1.77 \text{ ns}$$

$$\text{Conversion rate} = \frac{1}{1.77 \text{ ns}} = 564 \text{ MHz}$$

© Worst case ladder resistance when the middle code is selected.



Open circuit time constant due to the ladder:

$$= R_{out} \cdot 16C$$

$$R_{out} \cdot 16C = 64 \cdot RC$$

$$\frac{R_{ladder}}{4} = R_{out} = 4 \cdot R$$

$$\therefore R_{ladder} = 16 \cdot R$$

$$I_{ladder} = \frac{V_{ref}}{R_{ladder}}$$

Absolute values can be calculated only if the switch width is known.

For  $W = 2 \mu m$ ,

$$R = 1.67 k\Omega$$

$$R_{ladder} = 26.7 k\Omega$$

$$I_{ladder} = 37.5 \mu A$$

④ opamp unity gain frequency =  $\omega_u$

settling time constant due to the opamp =  $\frac{1}{\omega_u}$

$$8.3 \frac{1}{\omega_u} = t_{settling, switch} = 1.77 ns$$

$\omega_u = 4.7 \text{ Grad/s}$ ; opamp unity gain frequency

$$f_u = 746 \text{ MHz}$$

© When all three are present,

~~net transfer function~~

$$\text{net settling time} \approx t_{\text{settling},1} + t_{\text{settling},2} + t_{\text{settling},3}$$

$$= 3 (1.77 \text{ ns}) = 5.31 \text{ ns}$$

$$\text{Conversion rate} = \frac{1}{5.31 \text{ ns}} = 188 \text{ MHz}$$