


EE316: Analog Systems in VLSI: HW1 Solutions


(neglecta kristemporal)



$$V_{out} = V_1 - V_2 = V_T \ln \frac{I_0}{I_s \cdot 100x} - V_T \ln \frac{I_0}{I_s \cdot 272x}$$


$$= V_T \ln \left(\frac{272}{100} \right) \approx \frac{V_T}{1} = 26mV$$

2. (a) Neglect g_{ds} .




$$\frac{v_{out}}{v_i} = - \frac{g_{m1}}{g_{m2}} = - \frac{\sqrt{I_{bias} \mu_{n} \frac{W_1}{L_1}}}{\sqrt{I_{bias} \mu_{n} \frac{W_2}{L_2}}}$$

$$= -2$$



$$\frac{v_{out}}{v_i} = - \frac{g_{m1}}{g_{m2} + g_{mb2}} = -\alpha, \alpha < 2$$


gain reduces



$$\frac{v_o}{v_i} = - \frac{\omega_u}{s}, \omega_u = 2\pi \cdot 3 \cdot 10^6 \text{ rad/s}$$

$$\frac{v_o}{v_i} = - \frac{R_1}{R_2} \cdot \frac{1}{1 + \frac{s}{\omega_u} \cdot \frac{R_1 + R_2}{R_2}} = - \frac{2}{1 + s \cdot \tau}$$

$$\tau = \frac{1}{2\pi} \mu s$$



(2)

4 (11.1) $V_{max} = 2^N - 1 \cdot V_{LSB} = 1.023V$

(11.2) $V_{LSB} = \frac{V_{ref}}{2^N} = \frac{3V}{2^{12}}$

Quantization noise rms = $\frac{V_{LSB}}{\sqrt{12}}$

$\frac{1}{2}$ Input rms = $\frac{V_{i,ff}}{2\sqrt{2}}$

$\therefore SNR = \frac{\frac{1}{2\sqrt{2}}}{\frac{3V}{2^{12}} \cdot \frac{1}{2\sqrt{3}}} = \sqrt{\frac{3}{2}} \cdot \frac{1}{3} \cdot 2^{12} \approx 64.5dB$

For 0 dB SNR, $V_{i,rms} = \frac{V_{LSB}}{\sqrt{12}} \Rightarrow V_{i,ff} = 2\sqrt{2} \cdot \frac{V_{LSB}}{\sqrt{12}}$
 $= \sqrt{\frac{2}{3}} \cdot \frac{3V}{2^{12}} V = 0.6mV$

(11.7) offset error = $V_{out} \Big|_{V_{in}=0} = \frac{-0.01V}{V_{LSB}} = -0.01LSB$
 $\left[V_{LSB} = \frac{8V}{2^3} = 1V \right]$

Gain = $\frac{7.08 - (-0.01)}{1} = 7.09$

Gain error = 0.09 $(7.09 - (2^3 - 1))$

Max DNL = ~~$\frac{7.08 - 6.00}{(7.09 - 7.0) \cdot 2}$~~ = 0.072LSB

Max INL = ~~$\frac{0.09}{(7.09 - 7.0)}$~~ - 0.09LSB

See page (3)
 [After gain & offset correction, $V'_o[k] = \frac{V_o[k] + 0.01}{7.09/7.0}$, Compute DNL, INL]

(11.8) Max_A error = 0.08V (7.08 - 7.0)
 $= 0.08LSB \approx 6.6 \text{ bits}$

Max INL = $\log_2 \frac{2^{3.6} \cdot 1LSB}{0.09LSB} = 6.47 \text{ bits}$

$\left[N_{bits} = \log_2 \frac{V_{ref}}{V_{err}} = \log_2 \frac{2^{N_{ideal}} V_{LSB,ideal}}{V_{err}} \right]$

(11.10)

	Actual	Ideal	
00	0.01V	0V	$V_{LSB} = 1V$
01	1.02V	1V	offset = $\frac{0.01V}{1V} = 0.01LSB$
10	1.97V	2V	
11	3.02V	3V	Gain = $\frac{3.02V - 0.01V}{1V \cdot (2^2 - 1)} = 3.01$

Gain error = $3.01 - 3 = 0.01LSB$

Worst case absolute error = $-0.03V \equiv -0.03LSB$

(11.12) For ΔV (due to jitter) to be less than $1V_{LSB}$,

$$\Delta t < \frac{1}{2^N \pi f_{in,max}} = 2.43 \times 10^{-10} s = 243ps$$

Characteristics of the D/A converter in 11.7

given : $-0.01, 1.02, 2.02, 2.96, 3.95, 5.02, 6, 7.08$ (x: offset)

remove offset : $0, 1.04, 2.03, 2.97, 3.96, 5.03, 6.01, 7.09$ (†: gain)

(+0.01)

remove gain error : $0, 1.027, 2.004, 2.932, 3.910, 4.966, 5.934, 7.0$

(x $\frac{7.0}{7.09}$)

INL : $0, 0.027, 0.004, -0.068, 0.090, 0.034, 0.066, 0$ (††: max INL)

DNL : $-0.027, -0.023, -0.072, -0.023, 0.056, -0.032, 0.066$

(x: Max DNL)