


Lecture #37: Analog & RF Layout

7/6/2011


Layout: Geometries that appear on masks used in fabrication \Rightarrow top view of the devices and associated connections (routings)

top view
of \sim MOSFET
(layout)



reminder: MOSFETs are 4-terminal devices
 \rightarrow Bulk (substrate) contacts are critical!

Side view:
(conceptual)



p-Mb

Why should you know layout? (and why not let the layout engineer take over completely)?

- \rightarrow Designer has ultimate responsibility
- \rightarrow RF circuits are very sensitive to layout
 - * design & layout go together

- * be aware of noise-sensitive & noise-producing units in and around your circuit location
- * time: only ~50% time spent in design
other 50% time - layout
- * several iterations are common for sensitive circuits \Rightarrow increases design cycle time
- * may identify weaknesses of design

General Considerations:

\rightarrow Design Rules: mainly limited by lithography (L) or processing (P) constraints

- * minimum width (P) - e.g. metal line, device etc.
- * min. spacing (L) - e.g. metal-metal, poly-active
- * min. enclosure (P) - e.g. metal over contact/via
- * min. extension (P) - e.g. gate poly beyond active
poly = poly silicon (gate); active = diffusion


Physical Verification

- * DRC = design rule check (widths, lengths, spacings etc.)
- * LVS = Layout vs schematic (electrical connection match)
- * ERC = electrical rule check (e.g. thin oxide device connected to higher supply)

→ Layout Parasitic Extraction (LPE)





* ensure that circuit works with R, L & C
parasitics related to layout (e.g. routing)

e.g. simple 2-inverter cascode



Analog/RF layout practices

1) Multi-finger transistors




(a)

(b)

S/D Capacitance

C_{DB} & C_{SB} :

junction cap - C_j
sidewall cap - C_{jsw}



Note: $C_j = \dots fF/\mu m^2$

$$C_{jsw} = \dots fF/\mu m$$

(a) : $C_{DBa} = C_{SBa} = W \cdot E \cdot C_j + 2(W+E) \cdot C_{jsw}$

(b) : $C_{DBb} = \frac{W}{2} \cdot E \cdot C_j + 2 \left[\frac{W}{2} + E \right] \cdot C_{jsw}$

$$C_{SBb} = 2 \left[\frac{W}{2} \cdot E \cdot C_j + 2 \left(\frac{W}{2} + E \right) \cdot C_{jsw} \right]$$

$$= W \cdot E \cdot C_j + 2(W+2E) \cdot C_{jsw}$$

for same total W/L ,

$$C_{DBb} < C_{DBa}$$

Gate resistance = r_g

poly resistance is usually given in Ω/\square

In this specific case,

$$r_g b \approx \frac{r_{ga}}{4} \quad \left\{ \begin{array}{l} \text{accurate expression has} \\ \text{been given earlier} \end{array} \right\}$$


in general, $r_g \propto W_{\text{finger}}$ i.e. $r_g \propto \frac{1}{n_f}$

- * Try to contact gate from both sides
- * r_g can also produce resistive noise
- * Do not route gate in poly

→ between fingers or

→ in any connection to gate


{ this is done in CMOS gate layout }
for layout efficiency




D, S resistance — can become significant in single finger devices with large W.

Aspect ratio — device layout can be made more squarish or fit into layout constrained spaces.


2) Interdigitisation:



- * process related effects are distributed out



* improves matching and symmetry in current mirrors, diff pairs, cascodes etc.
 → reduces CM noise coupling, even order non-linearities





- * reduces cap between CS & vs node through shared S-D node
- * saves area

3) Other techniques for Symmetry :



→ Intra digitisation is layout-intensive

→ can also add extra R-C parasitics

a) Same orientation - to remove process effects





✓





✗


b) Add dummies (takes care of gate-shadowing)





better
than




better option — add dummy devices



Dum 1




Dum 2



Basic idea: maintain
same environment on
either axis of symmetry

c) Common centroid:



routing is more difficult; more parasitic cap is possible

→ common centroid is of limited value in
RF layouts due to extra parasitics