


16-1-13

lec 2


Capacitor

1)




cap between G & inversion layer


if $V_{AB} > V_T$



2)




linear
voltage independent
lower density





c) horizontal cap




a) stacking
b) high-k



comb structures
 $\Rightarrow \uparrow$ density



Process node — 0.25 μm , 0.18 μm , 0.13 μm . .



$L_{\min.} = 0.25 \mu\text{m}$

$$C_{gs} = \frac{2}{3} W \cdot L \cdot C_{ox} \quad (\text{in sat. region})$$

Process Scaling

i) Constant Field Scaling

a) scale lateral & vertical dimensions

by α (>1)

b) reduce V_{DD} & V_T by α

c) Increase all doping levels by α

① current I_D

$$I_D = \frac{1}{2} \mu_n \epsilon_0 x \left(\frac{W}{L} \right) (V_{as} - V_T)^2$$

$$V_{DD} \rightarrow \frac{V_{DD}}{\alpha}, V_T \rightarrow \frac{V_T}{\alpha}$$

$$V_{as} \sim \frac{V_{as}}{\alpha}$$

$$\epsilon_0 x = \frac{\epsilon_0 x}{t_{ox}} \Rightarrow \epsilon_0 x' = \epsilon_0 x \cdot \alpha$$

$$W' = W/\alpha, L' = L/\alpha$$

$$I_D' = \frac{1}{2} \mu_n (\alpha \epsilon_0 x) \cdot \frac{(W/\alpha)}{(L/\alpha)} \left(\frac{V_{as}}{\alpha} - \frac{V_T}{\alpha} \right)^2$$

$$= \frac{1}{\alpha} I_D$$

Capacitance, power consumption, g_m ,
gate delay, layout density, f_T

$$W_T \approx \frac{g_m}{C_{gs}} \quad \text{freq. @ which } \frac{i_{out}}{i_{in}} = 1$$

$W_{max} \Rightarrow$ freq. @ which power gain = 1