


19-4-12

Lec 44

Layout: Geometries that appear on masks used in fabrication \Rightarrow top view of the devices and associated connections (routings)


top view
of a MOSFET
(layout)



Reminder: MOSFETS are 4-terminal devices

\rightarrow Bulk (substrate) contacts are critical!

Side view!
(conceptual)






* be aware of noise-sensitive & noise-producing circuits in and around your circuit location

* time: only $\sim 50\%$ time spent in design
other 50% time - layout


* several iterations are common for sensitive circuits \Rightarrow increases design cycle time

Analog/RF layout practices

1) Multi finger transistors




(a)



(b)

S/D Capacitance

C_{DB} & C_{SB} :
 ↗ junction cap - C_j
 ↘ sidewall cap - C_{jsw}



junction component $\propto W \cdot E$

sw component $\propto W$

Note:
 $C_j = \text{---} \text{ fF}/\mu\text{m}^2$
 $C_{jsw} = \text{---} \text{ fF}/\mu\text{m}$

$$(a) : C_{DBa} = C_{SDBa} = W \cdot E \cdot C_j + 2(W+E) \cdot C_{jsw}$$

$$(b) : C_{SDBb} = \frac{W}{2} \cdot E \cdot C_j + 2 \left[\frac{W}{2} + E \right] \cdot C_{jsw}$$

$$C_{SDBb} = 2 \left[\frac{W}{2} \cdot E \cdot C_j + 2 \left(\frac{W}{2} + E \right) \cdot C_{jsw} \right]$$

$$= W \cdot E \cdot C_j + 2(W+2E) \cdot C_{jsw}$$

for same total W/L ,

$$C_{SDBb} < C_{DBa}$$

Gate resistance = r_g

poly resistance is usually given in Ω/\square


* Try to contact gate from both sides

* r_g can also produce resistive noise


* Do not route gate on poly

→ between fingers or


→ on any connection to gate



2) Interdigitisation :




* process related effects are distributed out



* improves matching and symmetry in current mirrors, diff pairs, cascodes etc.

→ reduces CM noise coupling, even order non-linearities



* reduces cap between cs & cascode through shared S-D node



* saves area

3) other techniques for symmetry:



→ Intu digitisation is layout-intensive

→ can also add extra R-C parasitics

a) Same orientation - to remove process effects




✓





✗

b) Add dummies (takes care of gate-shadowing)





s/d implant @ 70°



⇒ S-D asymmetry



better than




better option — add dummy devices




Basic idea: maintain same environment on either axis of symmetry

c) Common centroid:




routing is more difficult; more parasitic cap is possible

d) matching environment:



metal lines can affect parasitic cap to device nodes!

e) 45° lines:



→ helps with charge crowding at corners
→ improves electromigration effects

f) maintain symmetry in routing (differential)

e.g.

