



4-4-12

Lec 38

PTAT current



$$I_{D1} = I_{D2} \Rightarrow V_{GS1} = V_{GS2} \Rightarrow V_X = V_Y$$


$$\Rightarrow I_{D1} = I_{D2} = (V_T \ln n) / R_1 \{ \propto I_{D5} \}$$

deviations caused by
 → mismatches
 → R_i temps


Bandgap from PTAT

$$\begin{aligned} V_{BG} &= \alpha_1 V_{BE} + \alpha_2 V_{PTAT} \\ &= \alpha_1 V_{BE} + \alpha_2 \cdot R \cdot I_{PTAT} \end{aligned}$$


* Reduce supply dependence due to CLM in pmos devices
 ⇒ Cascode mirrors



$$V_{BG} = V_{BE3} + \frac{R_2}{R_1} V_T \ln n$$




need to
generate
 V_{b1} & V_{b2}



self-
biased
cascode

Floating reference



* $\frac{T}{f} M_a = M_{11},$

$$V_A = V_{BE_4} + V_{R_{S11}} - V_{R_{S9}} = V_{BE_4}$$

$$\Rightarrow I_{DQ} = \frac{V_{BE4}}{R_b} \Rightarrow V_{R_4} = V_{BE4} \left(\frac{R_4}{R_b} \right)$$


* $\int_f M_{10} = M_2,$

$$I_{D_{10}} = \frac{2(V_T \ln n)}{R_1}$$

$$\Rightarrow V_{R5} = 2 V_T \ln n \left(\frac{R_5}{R_1} \right)$$


Opamp ensures $V_E = V_F$

$$\Rightarrow V_{out} = \frac{R_4}{R_1} V_{BE4} + 2 \frac{R_5}{R_1} V_T \ln n$$



- * improves supply rejection
- * V_{R1} generated from inside core (R_m)
- * Requires startup ckt

Speed




- * If V_N changes quickly, V_P cannot follow (opamp) $\Rightarrow I_{D5}$ & I_{D6} have transients

* V_p may take a long time to settle
 $\Rightarrow$ high speed opamp required

* Or: add a cap C_B @ P (bypass)
 $\rightarrow$ opamp stability degrades
i.e. opamp has to be 1-stage

$\rightarrow C_B \gg C$

However: Once disturbed, large settling time



Noise

* Noise in ref directly goes to o/p if any ckt

Here Noise from:

1) Opamp $\rightarrow$ thermal
 $\rightarrow 1/f$

2) Resistors $\rightarrow$ thermal

3) BJT $\rightarrow$ shot
 $\rightarrow 1/f$
 $\rightarrow$ thermal (r_z etc.)