



4-4-12

Lec 38

PTAT current



$$I_{D1} = I_{D2} \Rightarrow V_{GS1} = V_{GS2} \Rightarrow V_x = V_y$$

$$\Rightarrow I_{D1} = I_{D2} = (V_T \ln n) / R_1 \{ \propto I_{D5} \}$$


deviations caused by
 → mismatches
 → R_i temps

Bandgap from PTAT


$$V_{BG} = \alpha_1 V_{BE} + \alpha_2 V_{PTAT}$$

$$= \alpha_1 V_{BE} + \alpha_2 \cdot R \cdot I_{PTAT}$$


* Reduce supply dependence due to CLM in pmos devices
 ⇒ Cascode mirrors



$$V_{BG} = V_{BE3} + \frac{R_2}{R_1} V_T \ln n$$




need to
generate
 V_{b1} & V_{b2}




self-
biased
cascode

$$\Rightarrow V_{out} = \frac{R_4}{R_1} V_{BE4} + 2 \frac{R_5}{R_1} V_T \ln n$$



- * improves supply rejection
- * V_{R1} generated from inside core (R_m)
- * Requires startup ckt

Speed



- * If V_N changes quickly, V_P cannot follow (opamp) $\Rightarrow I_{D5}$ & I_{D6} have transients


* V_p may take a long time to settle
⇒ high speed opamp required

* Or: add a cap C_B @ P (bypass)
→ opamp stability degrades

i.e. opamp has to be 1-stage

→ $C_B \gg C$

However: once disturbed, large settling time



Noise

* Noise in ref directly goes to o/p if any dkt

Here Noise from:

1) Opamp → thermal
→ $1/f$

2) Resistors → thermal

3) BJT → shot
→ $1/f$
→ thermal (r_3 etc.)