

14-3-12

Lec 28

Design example - contd.

NMOS devices

$$\lambda_n L_n = 0.04 \Rightarrow L_n = 1.591 \mu\text{m}$$

\Rightarrow choose NMOS lengths = $2 \mu\text{m}$ ($L_{min.}$)

PMOS devices

$$\lambda_p L_p = 0.1 \Rightarrow L_p = 3.978$$

use $L_p = 4 \mu\text{m}$

Checks

1) $g_{m1} \geq 10 g_{m1}$

$$g_{m1} = \sqrt{2k_p' \left(\frac{W}{L}\right)_b I_B} = 500 \mu\text{s}$$

$$g_{m1} = 78.5 \mu\text{s} \Rightarrow g_{m1} \gtrsim 6.4 g_{m1}$$

* $\uparrow \left(\frac{W}{L}\right)_b$

\Rightarrow parasitic cap \uparrow (x)

$\Rightarrow V_{DSAT}_b \downarrow (\checkmark)$

$\Rightarrow \alpha_2 \uparrow (\checkmark)$

$$\begin{aligned}
 * & \uparrow I_B \\
 \Rightarrow & V_{DSAT_b} \uparrow (\times) \quad \left\{ \begin{array}{l} \text{use combination} \\ \text{of } \uparrow I_B \& \end{array} \right. \\
 \Rightarrow & a_2 \uparrow (\checkmark) \quad \uparrow (w/l)_L \\
 \Rightarrow & SR \uparrow (\checkmark)
 \end{aligned}$$

2) Check to see if other poles are $\geq 10\omega_u$

* especially mirror pole from M_3 & M_4

$$\text{Assume } C_{ox} = 6fF/\mu m^2$$

$$\text{mirror pole } p_3 = \frac{-g_{m3}}{2 C_{gs3}} \cdot \frac{1}{2\pi}$$

$$= - \frac{\sqrt{2K_p' (w/l)_3 \cdot (I_A/2)}}{(2\pi) 2 \cdot (2/3) w_3 l_3 C_{ox}}$$

$$= 15.55 \text{ MHz} \approx 3 f_u$$

* $\uparrow w_3$ will $\downarrow |P_3| \times$

* $\uparrow I_A \Rightarrow |P_3| \uparrow$, but $|P_1|$ will also \uparrow ($f_u \uparrow$)...

3) Input CM range

$$V_{Ic} (\text{min.}) = V_{AS_1} + V_{DSAT_5}$$
$$= V_{T_1} + 2V_{DSAT} = 2.0V$$

$$V_{Ic} (\text{max}) = V_{DD} - V_{SG_3} + V_{T_1}$$
$$= V_{DD} + V_{T_1} - |V_{T_3}| - V_{DSAT_3}$$
$$= 4.5V$$

4) Simulation . . .


Bipolar Opamps

MOS technology \rightarrow PMOS almost as good as NMOS (complementary)
 \rightarrow except for $M_N - M_P$ difference

Bipolar technology \rightarrow pnp's are inferior to npn


npn - vertical device
pnp - lateral device

cheaper process



High-speed
vertical
npn

transistor



low-speed
low-gain
lateral
pnp