

14-3-12

Lec 28

Design example - contd.

NMOS devices

$$\lambda_n L_n = 0.04 \Rightarrow L_n = 1.591 \mu m$$

$\Rightarrow$ choose NMOS lengths = $2 \mu m$ (L_{min})

PMOS devices

$$\lambda_p L_p = 0.1 \Rightarrow L_p = 3.978$$

use $L_p = 4 \mu m$

Checks

1) $g_{m2} \geq 10 g_{m1}$

$$g_{m2} = \sqrt{2 k_p' \left(\frac{W}{L}\right)_2 I_B} = 500 \mu S$$

$$g_{m1} = 78.5 \mu S \Rightarrow g_{m2} \approx 6.4 g_{m1}$$

* $\uparrow (W/L)_2$

$\Rightarrow$ parasitic cap $\uparrow$ (x)

$\Rightarrow V_{DSAT2} \downarrow$ (✓)

$\Rightarrow a_2 \uparrow$ (✓)

$$\begin{array}{l}
 * \quad \uparrow I_B \\
 \Rightarrow V_{DSAT_b} \uparrow (x) \\
 \Rightarrow a_2 \uparrow (\checkmark) \\
 \Rightarrow SR \uparrow (\checkmark)
 \end{array}
 \left\{ \begin{array}{l} \text{use combination} \\ \text{of } \uparrow I_B \& \\ \uparrow (W/L)_L \end{array} \right.$$

2) Check to see if other poles are $\geq 10\omega_u$

* especially mirror pole from M_3 & M_4

Assume $C_{ox} = 6 \text{ fF}/\mu\text{m}^2$

$$\begin{aligned}
 \text{mirror pole } p_3 &= \frac{-g_{m3}}{2 C_{gs3}} \cdot \frac{1}{2\pi} \\
 &= \frac{-\sqrt{2K_p' (W/L)_3 \cdot (I_A/2)}}{(2\pi) 2 \cdot (2/3) W_3 L_3 C_{ox}}
 \end{aligned}$$

$$= 15.55 \text{ MHz} \approx 3 f_u$$

* $\uparrow W_3$ will $\downarrow |p_3|$ X

* $\uparrow I_A \Rightarrow |p_3| \uparrow$, but $|p_1|$ will also $\uparrow$ ($f_u \uparrow$)...

3) Input CM range

$$\begin{aligned}V_{ic}(\text{min.}) &= V_{as1} + V_{DSAT5} \\&= V_{T1} + 2V_{DSAT} = 2.0V\end{aligned}$$

$$\begin{aligned}V_{ic}(\text{max}) &= V_{DD} - V_{sa3} + V_{T1} \\&= V_{DD} + V_{T1} - |V_{T3}| - V_{DSAT3} \\&= 4.5V\end{aligned}$$


4) Simulation ...

Bipolar Opamps

MOS technology $\rightarrow$ PMOS almost as good as NMOS (complementary)
 $\rightarrow$ except for $\mu_n - \mu_p$ difference

Bipolar technology $\rightarrow$ pnp's are inferior to npn


npn	-	vertical device	) cheaper process
pnp	-	lateral device	



High-speed
vertical

p⁺ Si Wafer

n-p-n
transistor



low-speed
low-gain
lateral
p-n-p

p⁺ Si Wafer