

4/1/12

Lec 2 - Scaling ; Mos Operation

Constant Field Scaling

- 1) Reduce all lateral & vertical dimensions by $\alpha (> 1)$

e.g. W, L, t_{ox} , depth & perimeter of S-D junctions

- 2) Reduce V_{DD} & V_T by α
- 3) Increase all doping levels by α

① & ② $\Rightarrow \Sigma$ -fields inside semiconductor stay constant

Impact on device parameters

- 1) Current

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_T)^2$$

$$V_{DD} \rightarrow V_{DD}/\alpha \Rightarrow V_{GS} \sim V_{GS}/\alpha$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \Rightarrow C_{ox}' = \alpha C_{ox}$$

$$\begin{aligned} I_D' &= \frac{1}{2} \mu_n (\alpha C_{ox}) \cdot \frac{W/\alpha}{L/\alpha} \cdot \left(\frac{V_{GS}}{\alpha} - \frac{V_T}{\alpha} \right)^2 \\ &= \frac{1}{\alpha} I_D \end{aligned}$$

2) Capacitance

$$C_{dh} = WL C_{ox}$$

$$C_{dh}' = \frac{1}{2} \cdot C_{dh}$$

Depl. region width

$$W_d = \sqrt{\frac{2 \epsilon_{Si}}{q} \left(\frac{1}{N_A} + \frac{1}{N_D} \right) (\phi_B + V_R)}$$

$$\phi_B = V_T \ln \left(\frac{N_A N_D}{n_i^2} \right), V_R = \text{reverse bias voltage}$$

assume $V_R \gg \phi_B$

$$\begin{aligned} W_d' &= \sqrt{\frac{2 \epsilon_{Si}}{q} \left(\frac{1}{\alpha N_A} + \frac{1}{\alpha N_D} \right) \cdot \frac{V_R}{\alpha}} \\ &= \frac{1}{2} \cdot W_d \end{aligned}$$

$$\Rightarrow C_{dep}' = \alpha \cdot C_{dep.} \text{ (parallel to } C_{ox})$$

$$\text{Total cap} = C_{dep.}' \cdot A' = \frac{1}{2} \cdot C_{dep.}$$

in general, all caps \downarrow by α

3) Gate delay (CMOS inv.)

$$T_D = \frac{C}{I} \cdot V_{DD}$$

$$T_D' = \frac{C/\alpha}{I/\alpha} \cdot \frac{V_{DD}/\alpha}{\alpha} = \frac{1}{\alpha^2} T_D$$

4) Power Consumption (Digital)

$$P = f C V_{DD}^2$$

$$P' = f \cdot \frac{C}{\alpha} \cdot \frac{V_{DD}^2}{\alpha^2} = \frac{1}{\alpha^3} \cdot P$$

5) Layout density

$$\text{area}' = \frac{1}{\alpha^2} \cdot (\text{area})$$

6) Transconductance



$$g_m = \mu C_{ox} \frac{W}{L} \cdot (V_{GS} - V_T)$$

$$g_m' = \mu (\alpha C_{ox}) \cdot \frac{W/\alpha}{L/\alpha} \left(\frac{V_{GS}}{\alpha} - \frac{V_T}{\alpha} \right)$$

$$= g_m$$

7) f_T = transition frequency

freq. @ which current gain = 1



$$\omega_T = 2\pi f_T$$

* neglect C_{db} , r_g
 * Effect of C_{gd} only on Z_{in}

$$\left| \frac{id}{i_{in}} \right| \approx \frac{g_m}{w(g_s + g_d)}$$

ω_T is given by


$$\omega_T = \frac{g_m}{C_{gs} + C_{gd}} \approx \frac{g_m}{C_{gs}}$$

$$\omega_T \approx \frac{\mu_n C_{ox} \frac{w}{l} (V_{ds} - V_T)}{\frac{2}{3} w \cdot L \cdot C_{ox}}$$

$$= \frac{3}{2} \mu_n \frac{(V_{ds} - V_T)}{L^2} \Rightarrow \underline{\underline{\omega'_T = \alpha \omega_T}}$$


Constant Voltage scaling:

- * $V = \text{constant}$
- * dimensions are scaled.
 - $\Rightarrow \epsilon$ -field keeps increasing!
 - \Rightarrow dielectric breakdown can occur




MOS operation - second order Effects

1) Body Effect



vs.



$B = S$ (=gnd, usually)

$$V_{T0} = \phi_{ms} + 2\phi_f$$

$$+ \frac{Q_{\text{depl.}}}{C_{\text{ox}}}$$

$B = \text{gnd}$, $V_S > V_B$,
* S-B depletion region
is wider



* larger voltage
required @ h to
cause inversion

Q_d increases $\Rightarrow V_{TH}$ increases
 \Rightarrow "Body Effect" or "Backgate Effect"


$$V_T = V_{T_0} + \gamma \left[\sqrt{2\phi_F + V_{SB}} - \sqrt{2\phi_F} \right]$$

$$\phi_F = \frac{kT}{q} \ln \left(\frac{N_{sub}}{n_i} \right) \text{ Bulk Fermi potential}$$

$$\gamma = \frac{\sqrt{2q\varepsilon_{si} N_{sub}}}{C_{ox}}$$



no body Effect



2) Channel length modulation

V_{AS} changes pinch-off point

$$\Rightarrow L' = L - \Delta L$$

$$\Rightarrow \frac{1}{L'} \approx \frac{1}{L} \left(1 + \frac{\Delta L}{L} \right)$$

assume $\frac{\Delta L}{L} = \lambda V_{DS}$

$$\Rightarrow I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{AS} - V_T)^2 (1 + \lambda V_{DS})$$

$$g_{ds} \Big|_{sat} = \frac{\partial I_D}{\partial V_{DS}} \approx \lambda I_D$$

Back-gate transconductance :

$$g_{mb} = \frac{\partial I_D}{\partial V_{SB}} \Big|_{V_{DS}, V_{AS} \text{ const.}}$$



$$= \frac{\partial I_D}{\partial V_T} \cdot \frac{\partial V_T}{\partial V_{SB}} = - \frac{\partial I_D}{\partial V_{AS}} \cdot \frac{\partial V_T}{\partial V_{SB}}$$

$$= - g_m \cdot \frac{\gamma}{2 \sqrt{1 + 2 \phi_F + V_{SB}}} = - \eta g_m$$

* -ve sign $\Rightarrow i_d \downarrow$ as $V_{SB} \uparrow$

* Typically $0.1 < \eta < 0.2$

* MOSFET small signal model (low freq):



3) Sub-threshold Conduction

$V_{GS} \approx V_T \Rightarrow$ "weak" inversion layer exists

$$\Rightarrow I_{DC} \neq 0$$


$V_{GS} < V_{TH} \Rightarrow I_D \neq 0$, exponential behaviour

$$I_D = I_0 \exp \left(\frac{V_{GS}}{5V_T} \right)$$

similar to BJT

$$\beta > 1, \quad V_T = \frac{kT}{q^2}$$

* big problem in large dig. ICs
(power leakage)



$$g_{m_{ST}} = \frac{I_D}{2 \sqrt{V_T}} < g_{m_{BJT}}$$

* gain is larger in S-T. than sat.

→ speed is limited! \rightarrow large device (c) \rightarrow low current (I)

Analysis Steps

1) DC op. pt.

→ Cap o.c.

→ Use MOS } $I_D = f(V_{DS}, V_{GS})$
equations }

⇒ sat, non-sat etc.

2) AC small-signal analysis

(in sat. region)

→ linearised picture

→ incremental picture ($i, v, r, g \dots$)