

# Lec 19

2 2 - 2 - 12

## Additional poles & zeroes

- \* Integrator
- \* F.b. network

How do you analyse it? (stability)

- \* all poles should be in LHP  
(may be too complicated)

$$\frac{V_o}{V_i(s)} = \frac{1}{f} \cdot \frac{T(s)}{1+T(s)}$$


$$\text{poles of } \frac{V_o}{V_i}(s) = \text{zeros of } 1 + T(s)$$

→ Use Nyquist plot to analyse stability - polar plot of  $T(s)$


Tutorial problem on :

Order	$T(s)$	Unstable?	phase margin
1	$\frac{w_{u,\text{loop}}}{s}$	No	$90^\circ$
2	$\frac{w_{u,\text{loop}}}{s} \cdot \frac{1}{1 + \frac{s}{P_2}}$	Stable for: $3 < 1$ for $P_2 < 4 w_{u,\text{loop}}$	$76^\circ$ for $b_2 = 4 w_{u,\text{loop}}$
3			
4			

How to design for stability  
for different gain ( $k$ )?



$a(s) \cdot f$  is what decides  
stability [not  $a(s)$  only]



worst-case:

$k=1$   $\leftarrow$  highest unity gain freq.  
 $\Rightarrow$  lowest PM.

assumption: all-pole systems (no zeroes)


If  $a(n)$  satisfies PM condition,  
other  $k$ 's will be stable

$\Rightarrow$  Unity Gain Compensated Opamp

Many general purpose opamps are  
UG compensated (e.g. 741)

Issue: Unity gain freq. is lower  
for higher gain cases

If you know that it is going  
to be used only in high gain config.,  
can do a custom design for high BW  
(Typical IC design case)




$$V_1 \quad \text{---} \quad \left[ \begin{array}{|c|} \hline \text{ } \\ \hline \end{array} \right] \quad \text{---} \quad \omega_u \int (V_1 - V_2) dt$$

$$V_2 \quad \text{---} \quad \left[ \begin{array}{|c|} \hline \text{ } \\ \hline \end{array} \right]$$




$\int = \text{capacitor}$  (inductors are too large)

Cap integrates  $I$



$$V_c = \frac{G_m}{C} \int (V_1 - V_2) dt$$

$$\Rightarrow \omega_u = \frac{G_m}{C}$$



### Non-idealities

- 1) parasitic caps @ nodes : (HW3)
- 2) Output impedance of Gm - stage

old  $\frac{V_o}{V_i} = \frac{k}{1 + \frac{\Delta C}{G_m} \cdot k}$

new  $\frac{V_o}{V_i} = \frac{k}{1 + \frac{G_o}{G_m} \cdot k + \frac{\Delta C}{G_m} \cdot k}$


$$SC \rightarrow SC + G_0$$

$$\left| \frac{V_o}{V_i} \right|_{dc} = \frac{k}{1 + \frac{G_0}{G_m} k} < k$$

finite dc gain

$V_i$  = unit step

$$error = \frac{1}{1 + \frac{G_0}{G_m} k}$$





Opamp

$$\frac{G_m}{SC}$$

$$\frac{G_m}{SC + G_0}$$

$$\omega_n \Rightarrow \frac{G_m}{\sqrt{\omega_c^2 + G_0^2}} = 1$$



$$\text{or } \frac{1}{\frac{\omega_c^2}{G_m^2} + \frac{G_0^2}{G_m^2}} = 1$$

What should  $h_o$  be?

$$\frac{V_o}{V_i} \rightarrow k \Rightarrow \frac{h_o}{G_m} \cdot k \ll 1$$




$$\Rightarrow h_o \ll \frac{G_m}{k}$$

$$\text{or } \frac{G_m}{h_o} \gg k$$

e.g. error in  $k < 1\%$ ;  $k = 10$

$$\Rightarrow 1 + \frac{h_o \cdot k}{G_m} \approx 1.01$$


$$\Rightarrow \frac{G_m}{h_o} = 1000$$



$\frac{V_o}{V_i}$  went from

$$\frac{k}{1 + \frac{G_m}{C} \cdot k} \rightarrow \frac{k}{1 + \frac{G_m}{C} \cdot k + \frac{h_o \cdot k}{G_m}}$$

Loop gain:  $\frac{G_m}{sC \cdot K} \rightarrow \frac{G_m}{(sC + G_o) \cdot K}$



Finite dc gain: because  $R_o \neq \infty$

\*  $\frac{\omega_n}{s} \rightarrow \frac{1}{\frac{s}{\omega_n} + \frac{1}{A_o}}$   $\leftarrow$  dc gain

\* Steady state gain error  
relative error  $\approx \frac{1}{DC \text{ Lg}}$

\* How to increase  $\frac{G_m}{G_o}$ ?


$G_o \Rightarrow$  typically from rds

→ dependence on  $I$  (reduce)  
but  $G_m \downarrow \Rightarrow G_m/C \downarrow$


→ dependence on  $L$  (increase)  
but area  $\uparrow$  too; also  $C$  will  
increase due to device cap

Cannot  $\uparrow$  by large factors (e.g.  
100 times)




Basic problem: all of  $G_m \cdot \Delta V_{in}$  current does not  
flow thru' cap



2) I-V converter.




$\Rightarrow$  use a CCVS



can add  
CCCS  
to  
improve  
linearity

non-ideal  
can be replaced with more  
complex arch.

typically not more than  
3-s stages



problem: each  $G_m$  has  $R_o$

each node has  $C$

$\Rightarrow$  extra delay

Opamp

$\rightarrow$  Differentiating of voltage ( $V_1 - V_2$ )

$\rightarrow$  integration of  $V_1 - V_2$

$\Rightarrow$  transconductor + capacitor

$\rightarrow R_o \Rightarrow$  finite DC gain

$\uparrow L$   
 $\uparrow R_o$  (CCCS)  
transimp. amp.  
( $I - V$ )