

## Lecture #9: MOS Device Operation

### Long-channel

In linear region:

$$I_D = \mu_n C_{ox} \frac{W}{L} \left[ (V_{AS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

for small  $V_{DS}$ ,

$$I_D = \mu_n C_{ox} \frac{W}{L} (V_{AS} - V_T) \cdot V_{DS} \Rightarrow \text{voltage controlled resistor}$$


In saturation:

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{AS} - V_T)^2 \quad \text{square law dependence}$$

At "low" frequencies: ignore device caps (e.g. bias)

At "high" frequencies: consider all appropriate device caps.

### Capacitances



$L_D$  = overlap of gate over S & D

$$L_{eff} = L - 2L_D$$

B

p-sub

$$C_{gc} = C_{ox} \cdot W \cdot L_{eff}$$


$$C_{cb} = \frac{\epsilon_{Si}}{x_d} \cdot W \cdot L_{eff}$$

cap	OFF	TRIODE	SAT.	
$C_{gs}$	$C_{ov}$	$C_{ov} + \frac{C_{gc}}{2}$	$\frac{2}{3} C_{gc} + C_{ov}$	$C_{ox} = \frac{C_{ox}}{t_{ox}}$
$C_{gd}$	$C_{ov}$	$C_{ov} + \frac{W L_{eff} C_{ox}}{2}$	$C_{ov}$	
$C_{gb}$	$C_{gb} \ll C_{cb}$ $C_{gb} < C_{gc}$	0	0	$C_{ov} = W L_D C_{ox}$
$C_{sb}$	$C_{j_{sb}}$	$C_{j_{sb}} + C_{cb}/2$	$C_{j_{sb}} + 2C_{cb}/3$	
$C_{db}$	$C_{j_{db}}$	$C_{j_{db}} + \frac{C_{cb}}{2}$	$C_{j_{db}}$	


$$x_d = \sqrt{\frac{2\epsilon_s}{qN_{sub}}} |\phi_s - \phi_p|$$

D

{depletion layer depth}



### MOSFET MODEL



$$\begin{aligned}
 1) \quad g_m &= \frac{\partial I_D}{\partial V_{GS}} \Big|_{V_{DS}=0} = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_T) \\
 &= \sqrt{2 \mu_n C_{ox} \frac{W}{L} I_D} \\
 &= \frac{2 I_D}{V_{GS} - V_T} = \frac{2 I_D}{V_{DSAT}}
 \end{aligned}$$


$$2) g_o = \frac{\partial V_{DS}}{\partial I_D} = \frac{1}{\lambda I_D}$$

$$3) g_{mB} = \frac{\partial I_D}{\partial V_{BS}} = \gamma g_m = \frac{\delta}{2\sqrt{2\phi_F + V_{SG}}} \cdot g_m$$

4)  $f_T$  : "Transition Frequency"

$\equiv$  Frequency at which current gain = 1

$\omega_T = 2\pi f_T$  is often used



- \* neglects  $C_{db}$ ,  $r_g$
- \* Effect of  $C_{gd}$  only on  $Z_{in}$  is considered.

$$\left| \frac{i_d}{i_{in}} \right| \approx \frac{g_m}{\omega(C_{gs} + C_{gd})}$$

$$\left| \frac{i_d}{i_{in}} \right| = 1 \text{ at } \omega_T = \frac{g_m}{C_{gs} + C_{gd}}$$

$$\left( \frac{i_d}{i_{in}} \right) \approx \frac{\omega_T}{\omega}$$

Long-channel devices:

$$\begin{aligned} \omega_T &\approx \frac{g_m}{C_{gs}} = \frac{\mu_n C_0 \times \frac{W}{L} (V_{AS} - V_T)}{\frac{2}{3} WL C_0} \\ &= \frac{3}{2} \frac{\mu_n (V_{AS} - V_T)}{L^2} \Rightarrow \omega_T \uparrow \text{ when } \begin{array}{l} * V_{OSAT} \uparrow \\ * L \downarrow \end{array} \end{aligned}$$

5)  $f_{\max} (\omega_{\max}) \equiv$  freq. at which power gain becomes 1

It can be shown that

$$g_{\text{out}} = g_m \cdot \frac{G_d}{G_d + G_s} = \omega_T \cdot G_d$$

conjugate match @ output implies

$$g_L = g_{\text{out}}$$

$i_d$  is divided equally between load & device  $g_{\text{out}}$  itself

assume gate resistance of device is  $r_g$

$$P_{\text{in}} = \frac{i_{\text{in}}^2 \cdot r_g}{2}$$

$$P_L = \frac{1}{2} \left( \frac{i_d}{2} \right)^2 \cdot g_L$$

$$= \frac{1}{2} \left( \frac{\omega_T i_{\text{in}}}{\omega} \cdot \frac{1}{2} \right)^2 \cdot \frac{1}{\omega_T G_d}$$

$$\Rightarrow \frac{P_L}{P_{\text{in}}} = \frac{\omega_T}{\omega^2 + r_g G_d}$$

$$\boxed{\omega_{\max} = \frac{1}{2} \sqrt{\frac{\omega_T}{r_g G_d}}}$$

6) NQS effects: consider transit time effects

$$g_f = \frac{\omega^2 G_s^2}{5 g_{d0}} \approx \frac{g_m}{5} \left( \frac{\omega}{\omega_T} \right)^2 \quad \begin{matrix} \text{(non-quasi-static effects)} \\ \text{this impedance is seen @ gate} \end{matrix}$$

## Brief note on CMOS "constant Field Scaling"

- 1) Reduce all lateral & vertical dimensions by  $\alpha (> 1)$   $\Rightarrow$  W, L,  $t_{ox}$ , depth & perimeter of S, D junctions
  - 2) Reduce  $V_{DD}$  and  $V_T$  by  $\alpha$
  - 3) Increase all doping levels by  $\alpha$
- (1) & (2)  $\Rightarrow$  Electric fields stay constant inside the semiconductor

### Impact on device parameters:

1) Device current :  $I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_T)^2$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \Rightarrow C_{ox,\alpha} = \frac{\epsilon_{ox}}{t_{ox}/\alpha} = \alpha \cdot C_{ox}$$

$$\begin{aligned} I_{D,\alpha} &= \frac{1}{2} \mu_n (\alpha C_{ox}) \cdot \frac{W/\alpha}{L/\alpha} \left( \frac{V_{GS}}{\alpha} - \frac{V_T}{\alpha} \right)^2 \\ &= I_D \cdot \frac{1}{\alpha} \end{aligned}$$

### 2) Capacitances :

channel  $C_{ch} = WL C_{ox}$   
cap

$$C_{ch,\alpha} = \frac{W}{\alpha} \cdot \frac{L}{\alpha} (\alpha C_{ox}) = C_{ch} \cdot \frac{1}{\alpha^2}$$

Depl. regim width  $w_d = \sqrt{\frac{2 \epsilon_{si}}{qV} \left( \frac{1}{N_A} + \frac{1}{N_D} \right) (\phi_B + V_R)}$

$$\phi_B = V_T \ln \left( \frac{N_A N_D}{n_i^2} \right), \quad V_R = \text{reverse bias voltage}$$

assuming  $V_R \gg \phi_B$ ,

$$W_{d,\alpha} \approx \sqrt{\frac{2E_{SS}}{q} \left( \frac{1}{\alpha N_A} + \frac{1}{\alpha N_D} \right) \cdot \frac{V_R}{\alpha}} \\ = W_d \cdot \frac{1}{\alpha}$$

$$\Rightarrow C_{dep,\alpha} = \alpha \cdot C_{dep.}$$

\* in general, all caps  $\downarrow$  by a factor of  $\frac{1}{\alpha}$

3) Gate delay (cmos inverter)

$$T_d = \frac{C}{I} \cdot V_{DD}$$

$$T_{d,\alpha} = \frac{C/\alpha}{I/\alpha} \cdot \frac{V_{DD}}{\alpha} = T_d \cdot \frac{1}{\alpha}$$

4) Power consumption (digital)

$$P = f \cdot C \cdot V_{DD}^2$$

$$P_\alpha = f \cdot \frac{C}{\alpha} \cdot \left( \frac{V_{DD}}{\alpha} \right)^2 = P \cdot \frac{1}{\alpha^3}$$

5) Layout Density:

$$area_\alpha = \frac{1}{\alpha^2} (area)$$

6) Transconductance:

$$g_m = \mu C_{ox} \frac{W}{L} (V_{GS} - V_T)$$

$$g_{m,\alpha} = \mu (\alpha C_{ox}) \cdot \frac{W/\alpha}{L/\alpha} \cdot \frac{V_{GS} - V_T}{\alpha} \\ = g_m$$


## Short-channel MOS operation

$$I_D = \frac{1}{2} \mu_n C_0 \times \frac{W}{L} (V_{DS} - V_T)^2$$

⇒ Derived using  $\dot{N}_d(y) = \mu_n \epsilon(y)$

drift  
velocity

horizontal electric  
field



At high fields, an approximate relation is:

$$Nd = \frac{\mu_n \epsilon}{1 + \epsilon/\epsilon_c}$$

scattering limited velocity:

$$v_{scl} = \mu_n \epsilon_c$$

$$\epsilon_c \approx 1.5 \times 10^6 \text{ V/m}$$

$$\mu_n \approx 0.07 \text{ m}^2/\text{Vs}$$

long-channel device is sat.!

$$I_D = \frac{\mu_n C_0}{2} \times \frac{W}{L} (V_{DSAT}) \cdot (V_{DSAT} - V_T)$$

$$V_{DSAT} (\text{long ch.}) = (V_{DS} - V_T)$$

In general,

$$V_{DSAT} = (V_{DS} - V_T) \parallel (L \cdot \epsilon_c)$$

$$= \frac{(V_{DS} - V_T) (L \cdot \epsilon_c)}{(V_{DS} - V_T) + (L \cdot \epsilon_c)}$$

$$I_D = \frac{MnC_{ox}}{2} \frac{W}{L} (V_{AS} - V_T) \left[ (V_{AS} - V_T) || (L \cdot \epsilon_c) \right]$$

prominence of short channel effects

$\Rightarrow$  compare  $\frac{V_{AS} - V_T}{L}$  and  $\epsilon_c$  (ratio)

If small  $\Rightarrow$  long channel approx. is valid

(actual length of gate is irrelevant)

\* as  $L$  decreases, smaller  $(V_{AS} - V_T)$  is needed  
to exhibit short-channel effects!

Rewrite:

$$I_D = W C_{ox} (V_{AS} - V_T) \cdot v_{sd} \left[ 1 + \frac{L \epsilon_c}{V_{AS} - V_T} \right]^{-1}$$

In deep velocity saturation,

$$I_D = \frac{MnC_{ox}}{2} \frac{W}{L} (V_{AS} - V_T) [L \cdot \epsilon_c]$$

$$= \frac{MnC_{ox}}{2} \cdot W (V_{AS} - V_T) \cdot \epsilon_c$$

$\Rightarrow$  Drain current independent of  $L$ !

$\Rightarrow I_D - V_{AS}$  relationship is linear!

$$\star g_m = \frac{\partial I_D}{\partial V_{AS}} = \frac{MnC_{ox}}{2} \cdot W \cdot \epsilon_c$$

$$\star C_{GS} = \frac{2}{3} WL C_{ox}$$

$$\star \omega_T = \frac{g_m}{C_{GS}} = \frac{3}{4} \frac{Mn \epsilon_c}{L}$$

$$\Rightarrow w_T \propto \frac{1}{L} \quad [\text{was } \frac{1}{L^2} \text{ for long-channel}]$$

$\Rightarrow w_T$  does not depend on bias conditions  
(as long as device is in sat.), or  
oxide thickness ( $t_{ox}$ ,  $C_{ox}$ )

\* PMOS devices show saturation effects at  
higher fields (holes vs. electrons)