


Lecture 35 : Wide band Amplifiers - II

VII Zero-peaked C.S. Amplifier



$$Z_s(s) = R_s \parallel \frac{1}{sC_s}$$

$$= \frac{R_s}{1 + sC_s R_s}$$

$$G_m(s) = \frac{g_m}{1 + g_m Z_s(s)}$$

$$Z_L(s) = \frac{R_L}{1 + sC_L R_L}$$

$$\Rightarrow G_m(s) = \frac{g_m}{1 + \frac{g_m R_s}{1 + sC_s R_s}}$$

$$= \frac{g_m}{1 + g_m R_s} \cdot \frac{1 + sC_s R_s}{1 + sC_s \left(\frac{R_s}{1 + g_m R_s} \right)}$$

$$\approx G_{m0} \cdot \frac{1 + sC_s R_s}{1 + sC_s / g_m} \quad \left\{ g_m R_s \gg 1 \right\}$$

$$A_v(s) = G_m(s) \cdot Z_L(s)$$


$$= G_{m0} \cdot \frac{1 + sC_s R_s}{1 + sC_s / g_m} \cdot \frac{R_L}{1 + sC_L R_L}$$

$$= (G_{m0} R_L) \left[\frac{1 + s C_s R_s}{1 + s C_L R_L} \right] \cdot \left[\frac{1}{1 + s \frac{C_s}{g_m}} \right]$$

DC gain

pole-zero cancellation


high freq. pole



f_T - doublers

$$\omega_T = 2\pi f_T = \frac{g_m}{C_{gs} + C_{gd}} \approx \frac{g_m}{C_{gs}} = \frac{g_m}{C_{in}}$$

(i) Diff-pair:



$$i_{od} = i_1 - i_2$$

$$g_{m,d} = g_{m,1,2} \text{ unchanged}$$

$$C_{i,d} = (C_{gs1})_{series} (C_{gs2})$$

$$= \frac{C_{gs1,2}}{2}$$

$$\Rightarrow f'_T \approx 2 f_T$$

remember that for a single transistor

$$f_T = \frac{g_m}{C_{gs}} \propto \sqrt{I_{bias}} \quad (\text{long-channel})$$


$$2I_{bias} \rightarrow 2I_{bias} \Rightarrow f_T \rightarrow 1.41f_T \quad (\text{best case})$$

But diff. pair: $2I_{bias} \Rightarrow f_T' = 2f_T$


* Diff signal path may not be convenient

(ii) single-ended f_T -doubler (similar to Darlington pair)

* interchange G & S connections on one of the diff pair devices & sum the outputs



* Both devices are biased at I_{bias}



But it's f_T doubler (Tektronix)

* M_2 - M_3 is a current mirror \Rightarrow equal I_{bias}

but C_{gs2} & C_{gs3} are in parallel

$$\Rightarrow C_{as} = (C_{gs1}) \text{ series } (C_{gs2} \parallel C_{gs3})$$



$$f_T' \approx (1.5) f_T$$

* f_T - doublers will not work well if C_{is} limited by other factors

→ load cap C_L

→ parasitic C_{sg} cap

Cascaded Amplifiers



* All n amplifiers are identical

* Each stage has single-pole response

$$A(s) = \frac{A_0}{1 + s/\omega_0}$$

overall cascade TF is

$$H(s) = \left(\frac{A_0}{1 + s/\omega_0} \right)^n$$

* find -3dB BW of the cascade (ω_{0n}):
 at $\omega = \omega_{0n}$, $|H(j\omega)| = \frac{1}{\sqrt{2}} |H(0)|$

$$\Rightarrow \left[\frac{A_0}{\sqrt{1 + \left(\frac{\omega_{0n}}{\omega_0}\right)^2}} \right]^n = \frac{1}{\sqrt{2}} A_0^n$$

$$\Rightarrow \boxed{\omega_{0n} = \omega_0 \sqrt{2^{1/n} - 1}} \quad \underline{\text{BW shrinkage}}$$

Recall that $A_0 \omega_0 = \omega_u \Rightarrow \boxed{\omega_{0n} = \frac{\omega_u}{A_0} \sqrt{2^{1/n} - 1}}$

a) BW shrinkage

* as $n \rightarrow \infty$, $\omega_{0n} \rightarrow 0$

* as $n \rightarrow \infty$, DC gain $A_{0n} = A_0^n \rightarrow \infty$

* We want to find approximate expression for ω_{0n} as $f(n)$

$$2^{1/n} = \exp\left\{\ln(2^{1/n})\right\} = \exp\left\{\frac{1}{n} \ln 2\right\}$$

for large n , use the first two terms in expansion

$$\exp\left\{\frac{1}{n} \ln 2\right\} \approx 1 + \frac{1}{n} \ln 2$$

$$\Rightarrow \omega_{0n} \approx \omega_0 \sqrt{\frac{1}{n} \ln 2} \approx \frac{0.833 \omega_0}{\sqrt{n}} //$$

* i.e. BW shrinks as $1/\sqrt{n}$ for large n

* $n \geq 4 \Rightarrow$ error $< 5\%$.

b) Optimum gain per stage

* Given total gain $A_{tot.}$, we want to find optimal n & maximize BW

$$A_0^n = A_{tot.} \Rightarrow A_0 = A_{tot.}^{1/n}$$

$$W_{on} = \frac{W_u}{A_{tot.}^{1/n}} \sqrt{2^{1/n} - 1}$$

apply $\frac{dW_{on}}{dn} = 0$

after some algebra:

$$n_{opt.} = \frac{\ln 2}{\ln \left\{ 1 + \frac{\ln 2}{2 \ln A_{tot.}} \right\}}$$

for large $A_{tot.}$,

$$\ln \left\{ 1 + \frac{\ln 2}{2 \ln A_{tot.}} \right\} \approx \frac{\ln 2}{2 \ln A_{tot.}}$$

$$\ln(1+x) \approx x \text{ for } x \ll 1$$

$$\Rightarrow \boxed{n_{opt.} \approx 2 \ln A_{tot.}}$$

optimum gain / stage:

$$A_{0,opt.} = (A_{tot.})^{1/n_{opt.}} = \exp \left\{ \frac{1}{n_{opt.}} \ln A_{tot.} \right\}$$

$$\approx e^{1/2}$$

$$\boxed{A_{0,opt.} = \sqrt{e}}$$

optimum BW:

$$\omega_{n,opt.} = \frac{\omega_u}{A_{tot.}^{1/n_{opt.}}} \sqrt{\frac{1}{2} n_{opt.} - 1}$$

$$\approx \frac{\omega_u}{\sqrt{e}} \left[\exp \left\{ \frac{1}{n_{opt.}} \ln 2 \right\} - 1 \right]^{1/2}$$

$$\boxed{\omega_{n,opt.} \approx \omega_u \sqrt{\frac{\ln 2}{2e \ln A_{tot.}}}}$$

$$\omega_{n,opt.} \approx \frac{0.357 \omega_u}{\sqrt{\ln A_{tot.}}}$$

in other words,

* $BW \times \sqrt{\ln a} = \text{constant}$

* If $A_{tot.} \rightarrow A_{tot.} \times 100$, $BW \rightarrow < BW \times 2$

* Overall amp does not have constant GBW product (obviously, because GBW is constant only for single-pole systems)

* GBW product for this cascaded amp

$$= A_{tot} \cdot \omega_{on}$$

$$= A_{tot} \cdot \frac{0.357 \omega_{n}}{\sqrt{\ln(A_{tot})}} \Rightarrow \text{increases without bound}$$


G-BW-delay Tradeoff

- * Delay is less important in systems with 1-way comm. (e.g. TV, optical fibre comm.)
- * Coupling between G & BW is weak for higher order cascaded systems
- * If delay can be arbitrary, what G or B can be achieved?

* recall: $BW \propto \frac{1}{\text{rise time}}$

* imagine an amp that stores energy in input step for a long time, then dumps it suddenly into an output \Rightarrow very fast rise time \Rightarrow high BW

Distributed Amplifier (Travelling Wave Amp.)



* inputs to transistors supplied by tapped delay line

* output fed into another tapped delay line

* Assume input has a voltage step.

→ after a delay through each line, it appears at transistor inputs

→ each transistor generates current equal to $g_m \times$ input step

→ currents of all transistors sum coherently in time, if delays of input & output line are matched

* at each point of the tapped delay line,

$$Z_{in} = Z_0/2$$

* Overall gain $A_v = \frac{n \cdot g_m \cdot Z_0}{2}$ for n stages

→ $A_v \propto n$

→ $A_v > 0$ if $g_m > 0$

→ BW does not factor directly into tradeoff

→ assume that C_{in} & C_{out} of transistors are absorbed into RLGC of TDL

→ $C_{in} > C_{out} \Rightarrow$ matching between TDLs is difficult $\{ C_{gs} > C_{db} \}$

- * Can be power-hungry
- * TDLs can be replaced by lumped LC equivalents (artificial T-lines)
- * Main advantage: You can achieve significant gain @ freq. close to f_T
- * high gain & low NF not possible
- * area is large
- * Z_0 's for G & D T-lines need not be the same
- * If T-lines are lossy, $A_V \rightarrow 0$ as $N \rightarrow \infty$

- V_{in} in gate line decays exponentially
- A_V increases linearly with n
- ⇒ n_{opt} . exists for a given set of TDL's and MOSFETs.

Artificial T-lines

- * has BW limitation because of lumped LC (ideal lossless TDL has no BW limitation)
- * $T_{delay} = \sqrt{LC}$ per LC-section
(ideal TDL $T_{del.} = \sqrt{LC} \cdot z$, $z = \text{length}$)

$$* Z_{in} = j\omega L \left[1 \pm \sqrt{1 - \frac{4}{\omega^2 LC}} \right]$$

$$\Rightarrow \omega_{cutoff} = \frac{2}{\sqrt{LC}} \leftarrow \text{cutoff frequency}$$

* Choose L & C for

→ min. loss & attenuation

→ $\omega_{cutoff} >$ required BW

→ desired T_{delay}

→ constant group delay (min. dispersion)

* for a lossy line, constant G-D. $\Rightarrow RC = GL$

$\Rightarrow \frac{L}{R} = \frac{C}{G}$ equal time constants