Welcome to the homepage of the VLSI group in the Department of Electrical Engineering at IIT Madras. We are located in a beautiful wooded campus in southern Chennai.

Our faculty and students are involved in research in the areas of analog, mixed signal, and RF design, analysis and simulation of noise in circuits, VLSI DSP architectures, and reconfigurable computing. Click on the tabs above to find out more about us and our research. rogrammable Analog Pulse Shaping for Ultra-Wideband Applications We regularly have openings for students in our research group. If you wish to study here, go through this page for more information and contact the faculty member working in your area of interest.

• The paper Gain Enhanced High Frequency OTA with on-Chip Tuned Negative Conductance Load by Imon Mondal and Nagendra Krishnapura will be presented at the 2015 International On Circuits And Systems to be held in Lisbon, Portugal in May 2015.

• The paper A 10Gbps Eye Opening Monitor in 65nm CMOS by Sandeep Krishnan and Shanthi Pavan will be presented at the 2015 International On Circuits And Systems to be held in Lisbon, Portugal in May 2015.

• The paper Programmable Analog Pulse Shaping for Ultra-Wideband Applications by Naga Rajesh and Shanthi Pavan will be presented at the 2015 International On Circuits And Systems to be held in Lisbon, Portugal in May 2015.

• Our group received three of the awards from the India Electronics and Semiconductor Association given to academia at their 2015 Vison Summit. Radha S. and Rakshitdatta K. S. won the TechnoInventor awards in the PhD and Masters categories respectively and Nagendra Krishnapura won the Technomentor award.

• The paper On Slew Rate Enhancement in Class-A Opamps Using Local Common-Mode Feedback by Rakshitdatta K. S. and Nagendra Krishnapura was presented at the 28th International Conference on VLSI Design held in Bangalore from 3-7 January 2015.

• The paper Accurate Constant Transconductance Generation Without Off-chip Components by Imon Mondal and Nagendra Krishnapura was presented at the 28th International Conference on VLSI Design held in Bangalore from 3-7 January 2015.

(Archive)