Both sides previous revision
Previous revision
Next revision
|
start [2016/03/28 14:25] nagendra |
Previous revision
|
start [2014/05/27 08:08] (current) nagendra |
====== VLSI Integrated Circuits and Systems group, IIT Madras ====== |
|
Welcome to the homepage of the VLSI Integrated Circuits and Systems group in the [[http://www.ee.iitm.ac.in/|Department of Electrical Engineering]] at [[http://www.iitm.ac.in/|IIT Madras]]. We are located in a beautiful wooded campus in southern Chennai. |
|
Our [[people/start|faculty]] and students are involved in research in the areas of analog, mixed signal, and RF design, analysis and simulation of noise in circuits, VLSI DSP architectures, and reconfigurable computing. Click on the tabs above to find out more about us and our research. |
|
We regularly have openings for students in our research group. If you wish to study here, go through [[forstudents/start|this page]] for more information and contact the [[people/start|faculty member]] working in your area of interest. Here is a short video about our group: |
|
<html><iframe width="560" height="315" src=== 2016 Texas Instruments Research Associateships at IIT Madras ===== |
* Applications to the [[http"https://www.eeyoutube.iitm.ac.incom/vlsiembed/tiiprogram/start|Texas Instruments research associateship program]] leading to an MS degree at IIT Madras will open between 19<supwAZWBAM6-Ts" frameborder="0" allowfullscreen>th</supiframe>and 27<sup>th</suphtml>March 2016. Information about this program can be found at [[http://www.ee.iitm.ac.in/vlsi/tiiprogram/start|this link]]. |
|
===== News ===== |
* Dr. Saurabh Saxena has joined our faculty. He has a PhD from the University of IllinoisDevandla Sekhar, Kanhaiya Kumar, Urbana Champaign. He works in the area of high speed serial links. Welcome Saurabh! |
|
* The paper **A 280μW 24kHz-BW 98.5dB-SNDR Chopped Single-Bit CT ΔΣM Achieving <10Hz 1/f Noise Corner Without Chopping Artifacts** by Sujith BillaPraneeth, Amrith SukumaranNidhin S Thiyagaraj, and Shanthi Pavan will be presented at the International Solid State Circuits Conference to be held in San FranciscoPranav Chaitanya, Regin Jesudason G, Shailender Singh, USA in Feb. 2016. |
|
* The paper **A Tail-Resonance Calibration Technique for Wide Tuning Range LC VCOs** by Abhishek Bhat and Nagendra Krishnapura will be presented at the International Symposium on Circuits and Systems to be held in Montreal, Canada in May 2016Srikrishnan R have joined our group. |
|
* The paper **A Compact Dual-Band 5dBm RF Power Amplifier for Cellular Applications** by Aparna Girija and S. Aniruddhan will be presented at the International Symposium on Circuits and Systems warm welcome to be held in Montreal, Canada in May 2016all of them. |
|
* The paper **Continuous-Time Delta Sigma Modulators with Dual Switched Capacitor Resistor DACs** by Shanthi Pavan will be presented at the International Symposium on Circuits and Systems to be held in Montreal, Canada in May 2016. |
|
|
([[newsarchives|Archive]]) |