| Both sides previous revision
Previous revision
Next revision
|
|
start [2017/01/10 09:08] nagendra |
|
|
|
start [2014/05/27 08:08] (current) nagendra |
|
====== VLSI Integrated Circuits and Systems group, IIT Madras ====== |
| |
Welcome to the homepage of the VLSI Integrated Circuits and Systems group in the [[http://www.ee.iitm.ac.in/|Department of Electrical Engineering]] at [[http://www.iitm.ac.in/|IIT Madras]]. We are located in a beautiful wooded campus in southern Chennai. |
|
| Our [[people/start|faculty]] and students are involved in research in the areas of analog, mixed signal, and RF design, analysis and simulation of noise in circuits, VLSI DSP architectures, and reconfigurable computing. Click on the tabs above to find out more about us and our research. |
|
| We regularly have openings for students in our research group. If you wish to study here, go through [[forstudents/start|this page]] for more information and contact the [[people/start|faculty member]] working in your area of interest. Here is a short video about our group: |
|
<html><iframe width="560" height="315" src=== Upcoming GIAN courses ===== |
The following courses will be offered at IIT Madras as a part of the [[http://www.gian.iitkgp.ac.in/|Global Initiative of Academic Networks(GIAN)]]. To register, visit [[http://www.gian.iitkgp.ac.in/]]. All three courses will run from 9am-12pm in room MSB360 in the [["https://www.googleyoutube.co.incom/mapsembed/place/Department+of+Mechanical+Engineering/@12.9906067,80.2303898,18z/data=!4m8!1m2!2m1!1smsb+iit+madras!3m4!1s0x0:0x1f53137e92b5fd90!8m2!3d12.9906161!4d80.230802|department of mechanical engineering]] at IIT Madras. The fees have to be paid online. Payment instructions will be sent to participants registered on [[http://www.gian.iitkgp.ac.in/]]. |
|
* "[[http://www.gian.iitkgp.ac.in//files/brochures/BR1473339016GIANBrochure_Fundamentals_of_Numerical_Modelling_and_Simulation_of_Multi_Physics_and_Multi_Domain_Systems_NKrishnapura_EE_2_to_6_January_2017.pdf|Fundamentals of Numerical Modelling and Simulation of Multi-Physics and MultiwAZWBAM6-Domain Systems]]Ts" by Prof. Alper Demir(Koc University, Turkey). 2-6 Jan. 2017. ({{:giancontentsademir.pdf|Course contents}}) |
* frameborder="[[http://www.gian.iitkgp.ac.in//files/brochures/BR1473338889GIANBrochure_Near_or_sub_threshold_circuits_and_architectures_for_microprocessors_NKrishnapura_EE_9_to_13_January_2017.pdf|Near/sub-threshold circuits and architectures for microprocessors]]0" by Prof. Mingoo Seok(Columbia University, USA). 9-13 Jan. 2017. ({{:giancontentsmseok.pdf|Course contents}}) |
* "[[http:allowfullscreen></iframe></www.gian.iitkgp.ac.in//files/brochures/BR1480227410GIANBrochureJRoychowdhuryNKrishnapura.pdf|Computational Techniques for Frequency-domain and Perturbation Analysis of Electronic and Multi-Physics Systems]]" by Prof. Jaijeet Roychowdhury(University of California, Berkeley, USA). 30th Jan. to 3rd Feb. 2017 .html> |
|
| ===== News ===== |
{{:uds_2ndedition.jpg?direct&600|Order it on Amazon}} |
|
* *Understanding Delta-Sigma Data Converters** // Second Edition// \\ Shanthi PavanDevandla Sekhar, Richard Schreier and Gabor Temes \\ Wiley and IEEE Press Series on Microelectronic Systems \\ |
[[http://www.amazon.com/Understanding-Delta-Sigma-Converters-Microelectronic-Systems/dp/1119258278|Coming in January 2017! Preorder it on Amazon]] |
|
* The paper **A 500Mb/sKanhaiya Kumar, 200pJ/bit die-to-die bidirectional link with 24kV surge isolation and 50kV/s CMR using resonant inductive coupling in 180nm CMOS** by Subhashish MukherjeeM Praneeth, Anoop Narayan BhatNidhin S Thiyagaraj, Kumar Anurag ShrivastavaPranav Chaitanya, Madhulatha BonuRegin Jesudason G, Benjamin Sutton, Jhankar MalakarShailender Singh, and Nagendra Krishnapura will be presented at the 2017 International Solid-State Circuits Conference Srikrishnan R have joined our group. A warm welcome to be held in San Francisco, USA in Feball of them. 2017. |
* The paper **A Low Power Multi-Channel Input Delta-Sigma ADC Without Reset** by Ashwin Kumar R. S., Debasish Behera, and Nagendra Krishnapura was presented at the 2017 VLSI Design Conference held in Hyderabad in Jan. 2017. |
|
| ([[newsarchives|Archive]]) |