<?xml version="1.0" encoding="utf-8"?>
<!-- generator="FeedCreator 1.7.2-ppt DokuWiki" -->
<?xml-stylesheet href="http://www.ee.iitm.ac.in/vlsi/lib/exe/css.php?s=feed" type="text/css"?>
<rdf:RDF
    xmlns="http://purl.org/rss/1.0/"
    xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#"
    xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
    xmlns:dc="http://purl.org/dc/elements/1.1/">
    <channel rdf:about="http://www.ee.iitm.ac.in/vlsi/feed.php">
        <title>Integrated Circuits and Systems group, IIT Madras courses:ec330</title>
        <description></description>
        <link>http://www.ee.iitm.ac.in/vlsi/</link>
        <image rdf:resource="http://www.ee.iitm.ac.in/vlsi/lib/tpl/zenlike/images/favicon.ico" />
       <dc:date>2026-04-21T09:53:00+00:00</dc:date>
        <items>
            <rdf:Seq>
                <rdf:li rdf:resource="http://www.ee.iitm.ac.in/vlsi/courses/ec330/batchi?rev=1293186919&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ee.iitm.ac.in/vlsi/courses/ec330/batchii?rev=1293186919&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp1?rev=1293186919&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp1problem?rev=1293186919&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp2?rev=1293186919&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp3?rev=1293186919&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp4?rev=1293186919&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp5?rev=1293186919&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp6?rev=1293186919&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp7?rev=1293186919&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp8?rev=1293186919&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp9?rev=1293186919&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp10?rev=1293186919&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp11?rev=1293186919&amp;do=diff"/>
                <rdf:li rdf:resource="http://www.ee.iitm.ac.in/vlsi/courses/ec330/start?rev=1293186919&amp;do=diff"/>
            </rdf:Seq>
        </items>
    </channel>
    <image rdf:about="http://www.ee.iitm.ac.in/vlsi/lib/tpl/zenlike/images/favicon.ico">
        <title>Integrated Circuits and Systems group, IIT Madras</title>
        <link>http://www.ee.iitm.ac.in/vlsi/</link>
        <url>http://www.ee.iitm.ac.in/vlsi/lib/tpl/zenlike/images/favicon.ico</url>
    </image>
    <item rdf:about="http://www.ee.iitm.ac.in/vlsi/courses/ec330/batchi?rev=1293186919&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2010-12-24T10:35:19+00:00</dc:date>
        <title>courses:ec330:batchi</title>
        <link>http://www.ee.iitm.ac.in/vlsi/courses/ec330/batchi?rev=1293186919&amp;do=diff</link>
        <description>*  EE04B037 R Pradeep Siddharthan  
	*  EE04B038 A V S Praneeth  
	*  EE04B039 Punna Uday Bhanu  
	*  EE04B040 Raghu Kishore Balivada  
	*  EE04B041 M P Rajendra  
	*  EE04B042 Rajesh Kurella  
	*  EE04B043 Ravi Garg  
	*  EE04B044 Ravi Sashank Yellelli  
	*  EE04B045 N Rohit  
	*  EE04B046 Rohit Raj  
	*  EE04B047 Samuel David P  
	*  EE04B048 Sandhyakiran Rokkam  
	*  EE04B049 V R V Santosh Kumar S  
	*  EE04B050 Shivpriya Chaturvedi  
	*  EE04B051 Siva Theja M  
	*  EE04B052 Sudarshan Jassani…</description>
    </item>
    <item rdf:about="http://www.ee.iitm.ac.in/vlsi/courses/ec330/batchii?rev=1293186919&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2010-12-24T10:35:19+00:00</dc:date>
        <title>courses:ec330:batchii</title>
        <link>http://www.ee.iitm.ac.in/vlsi/courses/ec330/batchii?rev=1293186919&amp;do=diff</link>
        <description>*  EE04B001 Abhishek Chanani  
	*  EE04B002 Aditya Hemant Shah  
	*  EE04B003 Akshay Ramesh Thakor  
	*  EE04B004 Aman Agarwal  
	*  EE04B005 Amar Nath Chakladar  
	*  EE04B006 Amit Gera  
	*  EE04B007 Amruth K  
	*  EE04B008 S Anandh  
	*  EE04B009 Anjan Gayen  
	*  EE04B010 Ankur Agarwal  
	*  EE04B011 Anup Gunaseelan  
	*  EE04B012 Anushya Chandran  
	*  EE04B013 Arslan Aziz  
	*  EE04B014 Ashish Rajan Singh  
	*  EE04B016 V Baradwaj  
	*  EE04B017 Bharath B Somayaji  
	*  EE04B018 Bhattad Ab…</description>
    </item>
    <item rdf:about="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp1?rev=1293186919&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2010-12-24T10:35:19+00:00</dc:date>
        <title>courses:ec330:exp1</title>
        <link>http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp1?rev=1293186919&amp;do=diff</link>
        <description>*  Determine the current factor and the threshold voltage of nMOS and pMOS transistors in CD4069 by fixing VDS to Vcc/2 and varying VGS
	*  Determine the IDS versus VDS for VGS=Vcc/2
	*  Determine Iout versus Vin of the inverter with Vout=Vcc/2
	*  Use a chain of 16 identical resistors from Vcc to ground to generate variable bias voltages</description>
    </item>
    <item rdf:about="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp1problem?rev=1293186919&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2010-12-24T10:35:19+00:00</dc:date>
        <title>courses:ec330:exp1problem</title>
        <link>http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp1problem?rev=1293186919&amp;do=diff</link>
        <description>The problem



When the gate is connected to the resistive voltage divider, some students found that the divider tap voltage changes, implying a current that is flowing from the gate. This problem was worse when the experiment was done with higher values of Vcc</description>
    </item>
    <item rdf:about="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp2?rev=1293186919&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2010-12-24T10:35:19+00:00</dc:date>
        <title>courses:ec330:exp2</title>
        <link>http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp2?rev=1293186919&amp;do=diff</link>
        <description>*  RL=5k, Rs=5k, Rin=50k
	*  Voltage gain=4
	*  Maximize the output voltage swing with Vcc=12V
	*  Once you have a successful design with an NPN transistor, repeat it with a PNP transistor. What is the easiest way of modifying and testing the performance with a PNP transistor?</description>
    </item>
    <item rdf:about="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp3?rev=1293186919&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2010-12-24T10:35:19+00:00</dc:date>
        <title>courses:ec330:exp3</title>
        <link>http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp3?rev=1293186919&amp;do=diff</link>
        <description>*  Analyze the circuit in the figure below. Determine the waveforms VA and VB in steady state



	*  Transistors are added to multiplex VA and VB and result in Vout. Implement this circuit using CD4069 inverters. Think carefully about which terminal goes where! You'll need to use separate ICs for the inverter and the rest of the circuitry because, on a chip, the supply and ground pins are all shorted together. You can use clock frequencies in the tens of kHz range and capacitors in the 10nF rang…</description>
    </item>
    <item rdf:about="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp4?rev=1293186919&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2010-12-24T10:35:19+00:00</dc:date>
        <title>courses:ec330:exp4</title>
        <link>http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp4?rev=1293186919&amp;do=diff</link>
        <description>*  The circuit below can have inputs Vi1,R, Vi1,C, Vi2,R, Vi2,C, Vi3,R and output V1, V2, V3. Determine the transfer functions for all input-output combinations. 
	*  Which components do the resonant frequency and the quality factor depend on? 
	*  Which components do the zeros depend on?</description>
    </item>
    <item rdf:about="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp5?rev=1293186919&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2010-12-24T10:35:19+00:00</dc:date>
        <title>courses:ec330:exp5</title>
        <link>http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp5?rev=1293186919&amp;do=diff</link>
        <description>A CMOS inverter biased in its active region behaves like a transconductor with its positive input grounded. Determine the impedance of an inverter whose output is shorted to its input. Measure the transconductance by forming a voltage divider with this impedance and measuring the voltages vx and vy as shown above. Do the measurements at 5V, 6V, and 7V supplies. Also note the dc bias voltage of the self biased inverter.</description>
    </item>
    <item rdf:about="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp6?rev=1293186919&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2010-12-24T10:35:19+00:00</dc:date>
        <title>courses:ec330:exp6</title>
        <link>http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp6?rev=1293186919&amp;do=diff</link>
        <description>Determine the gain of the amplifier in (a) when the transconductance of the inverter tends to infinity. 
Build the amplifier in (a) with an ideal gain of 2 and R1 in 5kΩ to 10kΩ range. Use a 6V supply for this experiment. Measure the gain error. Connect inputs of unused inverters to ground</description>
    </item>
    <item rdf:about="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp7?rev=1293186919&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2010-12-24T10:35:19+00:00</dc:date>
        <title>courses:ec330:exp7</title>
        <link>http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp7?rev=1293186919&amp;do=diff</link>
        <description>Carry out all analyses before coming to the lab



	*  Use Vcc=9V; Ignore the additional bias resistor of 3R initially
	*  Assuming an ideal opamp, and an ideal exponential transistor, determine the output Vout and the transistor current Ic in the circuit in (a-i). What is the range of Vin over which the circuit functions correctly?
	*  Modeling the transistor with a transconductance gm, determine the small signal loop gain of the circuit. You can break the loop at the inverting input of the opa…</description>
    </item>
    <item rdf:about="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp8?rev=1293186919&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2010-12-24T10:35:19+00:00</dc:date>
        <title>courses:ec330:exp8</title>
        <link>http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp8?rev=1293186919&amp;do=diff</link>
        <description>Carry out all analyses before coming to the lab



	*  Use Vcc=9V
	*  Determine the output Vout in terms of the inputs V1, V2, V3
	*  Build the circuit and verify the functionality. Make sure that V1, V2, V3 are always connected to inputs in their respective valid ranges
	*  Try out the following
		*  V3=0V, V1=1Vcos(wt), vary V2 and observe the output on the scope. What is a possible application of this arrangement?
		*  V2=0V, V1=1Vcos(wt), vary V3 and observe the output on the scope. 
		*  V3…</description>
    </item>
    <item rdf:about="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp9?rev=1293186919&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2010-12-24T10:35:19+00:00</dc:date>
        <title>courses:ec330:exp9</title>
        <link>http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp9?rev=1293186919&amp;do=diff</link>
        <description>a) Determine the output of the circuits above for a sinusoidal input Vi. What are their functions? Build the circuits and verify their operation. Use 1N4007 or 1N4148 diodes. What is the role of RL in the second circuit? Vary its value and verify.</description>
    </item>
    <item rdf:about="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp10?rev=1293186919&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2010-12-24T10:35:19+00:00</dc:date>
        <title>courses:ec330:exp10</title>
        <link>http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp10?rev=1293186919&amp;do=diff</link>
        <description>Make the ring oscillator above. What is the effect of V1 and V2 on the amplitude and frequency of Vout? (Maintain V2 to be within +/-1V of V1 during this experiment. Think of reasons for this). 



Use the circuit above to detect the envelope of the oscillator output Vout. Vary V1 and V2 and see that the output is as expected.</description>
    </item>
    <item rdf:about="http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp11?rev=1293186919&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2010-12-24T10:35:19+00:00</dc:date>
        <title>courses:ec330:exp11</title>
        <link>http://www.ee.iitm.ac.in/vlsi/courses/ec330/exp11?rev=1293186919&amp;do=diff</link>
        <description>Determine the output Vout as a function of V0,1,2,3. What function does it perform? Build the circuit and verify its function by connecting V0,1,2,3 to a dc voltage, one at a time. 



Use a 4 bit binary counter([74163]) or an up/down counter([74169]) outputs to drive V0,1,2,3 in the circuit above. What waveform will you get? Build and verify. (To use 74169 as a synchronous counter: PE'=1, CEP'=0, CET'=0; P0-3=0; CP: clock input; Outputs at Q0-3; U/D'=1 for counting upwards and 0 for counting do…</description>
    </item>
    <item rdf:about="http://www.ee.iitm.ac.in/vlsi/courses/ec330/start?rev=1293186919&amp;do=diff">
        <dc:format>text/html</dc:format>
        <dc:date>2010-12-24T10:35:19+00:00</dc:date>
        <title>courses:ec330:start</title>
        <link>http://www.ee.iitm.ac.in/vlsi/courses/ec330/start?rev=1293186919&amp;do=diff</link>
        <description>Coordinators

	*  Nagendra Krishnapura
	*  Shanthi Pavan

Schedule

	*  Groups 1-22: Q slot(Tuesdays, 2-5pm)
	*  Groups 23-43: S slot(Thursdays, 2-5pm)

Teaching assistants

	*  Q slot: Arun M., Sagar Kumar, Kapil Kesarwani.
	*  S slot: Raja Prabhu J., Mrinmay Talegaonkar, Sriganesh C.</description>
    </item>
</rdf:RDF>
