

EP on Mapping DSP Algorithms to Architectures

Note Title

2/22/2010

Lecture 1: Nitin Chandrachoodan

- Lab : FIR filtering

Lecture 2 (Feb 23) : Dr. T. G. Venkatesh

Lecture 3 (Feb 24) : Dr. C. P. Ramikumar

Lecture 4 (Feb 25) : Dr. K. Sridharan

Dr. A. Ravishankar

5 (Feb 26). Dr. Shankar Balachandran

Outline

- DSP applications, properties
- Architectures - HW, SW, mixed
- Fundamental limit on throughput
- Number representations
- Computer-Aided Design (CAD) / Complexity Theory
- Parallelism and Pipelining

DSP applications

- Filtering (FIR, IIR) : $y(n) = \sum a_k y(n-k) + \sum b_k x(n-k)$
- Transforms (FFT, DCT) : $X(k) = \sum x(n) e^{-j2\pi kn/N}$
- Decomposition (SVD, LU, QR) : Matrix operations
- Dot product / Matrix-vector operations
- Arithmetic operations: multiplication, addition / shift operation
- Sample time - depends only on application
 - Non-terminating
 - data flow

Implementation

- Hardware / Software
 - Multiply, add, shift register in hardware
- Custom VLSI circuits : ASIC
- Programmable Logic : FPGA
 - Software : Programmable processors
 - DSP specific extensions - MAC, bit reversed addressing
 - Fixed point vs. Floating point

Number representation.

- Binary number system.
 - Integers eg - 0110 \rightarrow 6 (decimal).
Two's complement 1010 \rightarrow -6 (decimal)
(assuming 4-bit 2's complement).
 - Fractional values

- Divide by $2^{n-1} \rightarrow$ range becomes $[-1, +1]$.

n -bits: $[-2^{n-1}, 2^{n-1}-1]$


8-bits: $[-128, +127]$.

Fractional : $(-1, +127/128)$

Resolution : $1/256$. of range : $(-1, +1)$.

32-bit numbers : $(-1, +1) \rightarrow \frac{1}{2^{31}}$ smallest difference

Floating point numbers.



$$\text{Number magnitude} = (\text{1. mantissa}) \times 2^{\text{exponent} - 127} \quad (\text{single precision}).$$

$$\text{Smallest +ve : } (1.000\ldots 0) \times 2^{-126}$$

$$\text{Largest +ve : } (1.111\ldots 1) \times 2^{+127} \approx 2^{128}$$

Much higher dynamic range than fixed point.

$$a = 1.23 \times 10^{-5} \rightarrow 1.23 \times 10^{-5}$$


$$b = 4.5 \times 10^2 \rightarrow \frac{4500000 \times 10^{-5}}{2} \\ 4500000 \times 10^{-5} \rightarrow 4.500000123 \times 10^2$$

Implementation Flow

- High level description
 - Equations
 - Architecture
 - Building blocks, speed and area
 - Block diagram
 - Optimizations : # bits, # coefficients
 - Compile (synthesis).
 - Mapping to gates
 - Place & Route
- Matlab, C/C++
- Hardware Description Lang
Verilog, VHDL

Implementation of FIR filters.

$$y(n) = \sum_{k=0}^{N-1} h_k x(n-k).$$




Direct Form - I.

Area of filter : $N-1$ registers
 N multipliers
 $N-1$ adders


$\overline{T}_{\text{inne}}$: Critical path: 1 multiplier , $N-1$ adders .

$$= \overline{T}_m + \underbrace{(N-1) \overline{T}_a}_{=}$$

Broadcast structure




Critical path: $T_m + T_a$.



N values to be added.

$$\begin{aligned} &\rightarrow N/2 \\ &\rightarrow N/2^2 \\ &\rightarrow N/2^3 \quad \leftarrow \# \text{ stages } 2^K = N \\ &\vdots \\ &\rightarrow y(n) \end{aligned}$$

$$C_P = T_m + \lceil \log_2 N \rceil T_a.$$



New set of registers.

$$\text{New } y(n) = \underbrace{h_0x(n-1) + h_1x(n-2) + \dots + h_{N-1}x(n-N)}_{\text{Old } y(n)}$$

$$\text{Old } y(n) = h_0x(n) + h_1x(n-1) + \dots + h_{N-1}x(n-N+1)$$

CP: either T_m or $(N-1)T_a$

More registers \rightarrow can bring CP down to $\max(T_m, T_a)$.

Is this $\max(T_m, T_a)$ a fundamental limit.

- FIR filter, coeffs are known.
- Type of hardware known: T_m , T_a , registers.

Fundamental limit on throughput

e.g. FIR filter.

$$y(n) = \sum h_k x(n-k).$$

For each $y()$ - N multiplications

Assuming all input samples are readily available

$$y(0) = \sum h_k \times (0-k) \rightarrow N \text{ mult, } N-1 \text{ add ons}$$

$$y(1) = \sum h_k \times (1-k) \rightarrow " "$$

$$y(2) = \sum h_k \times (2-k) \rightarrow " "$$


:

\Rightarrow with enough parallelism, any throughput can be achieved.

Recurrence equations

$$y(n) = a y(n-1) + b x(n)$$

→ Cyclic graph.




$y(n)$ only after $y(n-1) \rightarrow$ mult by $a \rightarrow$ added to $b x(n)$

Given $y(n-1)$, minimum time to get $y(n) = T_m + T_a$

$$y(n) = a y(n-1) + b n(n)$$

$$\begin{aligned} y(2) &\leftarrow y(0) \\ y(3) &\leftarrow y(1) \end{aligned}$$




Invocation/Firing

$$\begin{array}{l} A_0 \\ \downarrow \\ A_1 \end{array}$$

$$\begin{array}{l} B_0 \\ B_1 \end{array}$$

$$\begin{array}{l} A_2 \\ A_3 \\ \vdots \end{array}$$

$$\begin{array}{l} B_2 \\ B_3 \\ \vdots \end{array}$$



B_0 depends on A_{-2}
 B_1 depends on A_{-1}

$B_0 \rightarrow A_0 \rightarrow B_2 \rightarrow A_2 \rightarrow B_4 \rightarrow A_4 \dots$
 $B_1 \rightarrow A_1 \rightarrow B_3 \rightarrow A_3 \rightarrow B_5 \dots$

Time for one complete cycle : $\overline{T}_B + \overline{T}_A$

In one such cycle, how many samples: 1 on each stream
 $(B_0 - A_0, \dots, B_1 - A_1, \dots)$

Average time / sample = $\frac{\overline{T}_B + \overline{T}_A}{2}$ samples.


Loop / Cycle : Loop bound = $\frac{\text{Total execution time on loop}}{\text{Total # delays in loop}}$

For complete system: Iteration Period Bound = max loop bound.


$$e_{ij} : t_j \geq t_i + T_i$$

$\underbrace{\quad}_{\text{starting time}}$

$\underbrace{\quad}_{\text{execution time}}$



$$t_B \geq t_A + T_A$$



$$\text{if } n_1 \text{ delays on } e_{ij} : t_j \geq t_i + T_i - \underbrace{n_1 T}_{n_1 \text{ samples previously}}$$

$$t_2 \geq t_1 - d_{12} T + T_1$$


$$t_3 \geq t_2 - d_{23} T + T_2$$

for a loop

sample rate

better bound?

$$\overbrace{t_1 + t_2 + \dots + t_k}^{t_i} \geq \overbrace{t_1 + t_2 + \dots + t_k}^{T(d_{12} + d_{23} + \dots)} - T(T_1 + T_2 + \dots + T_k)$$



$$T \cdot \sum d_{ij} \geq \sum T_i$$

$$T \geq \frac{\sum T_i}{\sum d_{ij}} \text{ for every loop in the system.}$$



$T = \max$ over all loops of the loop bound.


→ minimum cycle mean (related problem)

- Iteration Period Bound (IPB)
- depends on technology (T_i values)
- depends on derivation of graph from eqns

No cycles in graph \Rightarrow IPB = 0 \Rightarrow Theoretical max sample processing
= ∞

Pipelining and Parallelism





Not valid for pruning.

(A) → (B) → (C)

Copy ↓


(A) → (B) → (C)

Double amt. of hardware

but

also double throughput.

V_{DD} CMOS inverter



V_i low \Rightarrow NMOS is off.
 ~ 0 PMOS is on

$$I = k_p (V_{GS} - V_T)^2$$

V_{DD}


C_L initially at 0 V
needs to be charged to V_{DD} when output is going low to high.

$$Q = C_L V_{DD}$$

$V_{DD} \uparrow$, prep delay \downarrow

$$\text{Time : } \frac{C_L V_{DD}}{k (V_{DD} - V_T)^2}$$

$$E = \frac{1}{2} CV^2$$



$\hookrightarrow CV^2$ energy dissipated
if output switching at frequency f

$$\text{Power} = \text{Energy / second} = \underline{\underline{CV^2 \cdot f}} = C_L V_{DD}^2 \cdot f$$

Reduce power by reducing V_{DD} to optimum pt required for throughput.


Pipelining : $C_L V_{DD}^2 f$

critical path reduced by pipelining,
so reduce V_{DD} to get back to correct sample rate.

Parallelism : $C_L V_{DD}^2 f$

↓
increases
decreases

decrease → gives overall power saving.



Given a DFG, resources/producers,

- { - Allocation - allocate enough resources to solve the problem
- Binding - which operation happens on which processor
- Scheduling - when should each operation take place.

↳ Architectural synthesis / high level synthesis.

NP - complete

- Non deterministic Polynomial-time
NP

Most CAD algorithms, esp in DSP area
are NP-hard.

→ Approximate, Randomized, heuristic