

JEP on Mapping DSP Algorithms to Architectures

Lecture 1: Nithin Chandrachudam

- Lab: FIR filtering

Lecture 2 (Feb 23): Dr. T. G. Venkatesh

Lecture 3 (Feb 24): Dr. C.P. Ravikumar

Lecture 4 (Feb 25): Dr. K. Sridharan

Dr. A. Ravishankar

5 (Feb 26): Dr. Shankar Balachandran

Outline

- DSP applications, properties
- Architectures - HW, SW, mixed
- Fundamental limit on throughput
- Number representations
- Computer-Aided Design (CAD) / Complexity Theory
- Parallelism and Pipelining

DSP applications

- Filtering (FIR, IIR) : $y(n) = \sum a_k y(n-k) + \sum b_k x(n-k)$
- Transforms (FFT, DCT) : $X(k) = \sum x(n) e^{j2\pi kn/N}$
- Decomposition (SVD, LU, QR): Matrix operations

- Dot product / Matrix-vector operations
- Arithmetic operations: multiplication, addition / shift operation
- Sample time - depends only on application
- Non-terminating
 - data flow

Implementation

- Hardware / Software
 - Multiply, add, shift register in hardware
 - Custom VLSI circuits: ASIC
- Programmable Logic: FPGA
- Software: Programmable processors
 - DSP specific extensions - MAC, bit reversed addressing
 - Fixed point vs. Floating point

Number representation.

- Binary number system.

- Integers eg. $0110 \rightarrow 6$ (decimal).
Two's complement $1010 \rightarrow -6$ (decimal)
(assuming 4-bit 2's complement).

- Fractional values

- Divide by $2^{n-1} \rightarrow$ range becomes $[-1, +1)$.

n-bits: $[-2^{n-1}, 2^{n-1}-1]$


8-bits: $[-128, +127]$.

Fractional: $(-1, +127/128)$

Resolution: $1/256$ of range: $(-1, +1)$.

32-bit numbers: $(-1, +1) \rightarrow \frac{1}{2^{31}}$ smallest difference

Floating point numbers.



Number magnitude = $(1.\text{mantissa}) \times 2^{\text{exponent}-127}$ (single precision).

Smallest +ve: $(1.000\dots 0) \times 2^{-126}$

Largest +ve: $(1.111\dots 1) \times 2^{+127} \approx 2^{128}$

Much higher dynamic range than fixed point.

$$a = 1.23 \times 10^{-5} \rightarrow 1.23 \times 10^{-5}$$

$$b = 4.5 \times 10^2 \rightarrow 4500000 \times 10^{-5}$$


$$\underline{\underline{4500001.23 \times 10^{-5}}} \rightarrow 4.50000123 \times 10^2$$

Implementation Flow

- High level description - Specifications
 - Equations
 - Architecture
 - Building blocks, speed and area
 - Block diagram
 - Optimizations: # bits, # coefficients
 - Compile (synthesize).
 - Mapping to gates
 - Place & Route
- Matlab, C/C++
- Hardware Description lang
Verilog, VHDL

Implementation of FIR filters.

$$y(n) = \sum_{k=0}^{N-1} h_k x(n-k).$$




Direct Form - I.


Area of filter :
N-1 registers
N multipliers
N-1 adders

Time : Critical path : 1 multiplier, N-1 adders.
$$= \underline{\underline{T_m + (N-1) T_a}}$$


Broadcast structure



Critical path: $T_m + T_a$.



$$CP = T_m + \lceil \log_2 N \rceil T_a$$



$$\text{New } y[n] = h_0 x[n-1] + h_1 x[n-2] + \dots + h_{N-1} x[n-N]$$

$$\text{Old } y[n] = h_0 x[n] + h_1 x[n-1] + \dots + h_{N-1} x[n-N+1]$$

CP: either T_m or $(N-1)T_a$


More registers \rightarrow can bring CP down to $\max(T_m, T_a)$.

Is this max (T_m, T_a) a fundamental limit.

- FIR filter, coeffs are known.
- Type of hardware known: T_m, T_a , registers.

Recurrence equations

$$y(n) = ay(n-1) + bx(n)$$



→ Cyclic graph.



$y(n)$ only after $y(n-1)$ → mult by a → added to $bx(n)$

Given $y(n-1)$, minimum time to get $y(n) = T_m + T_a$

$$y(n) = a x y(n-2) + b x(n)$$



$$y(2) \leftarrow y(0)$$

$$y(3) \leftarrow y(1)$$



B_0 depends on A_{-2}
 B_1 depends on A_{-1}

Invocation/Firing




Time for one complete cycle : $T_B + T_A$

In one such cycle, how many samples : 1 on each stream ($B_0 - 4 \dots$
 $B_1 - 4 \dots$)

$$\text{Average time/sample} = \frac{T_B + T_A}{2} \text{ samples.}$$

$$\text{Loop/Cycle : Loop bound} = \frac{\text{Total execution time on loop}}{\text{Total \# delays in loop}}$$

For complete system: Iteration Period Bound = max loop bound.




$$e_{ij} : t_j \geq t_i + T_i$$



$$t_B \geq t_A + T_A$$

← starting time ← execution time

If n_i delays on $e_{ij} : t_j \geq t_i + T_i - n_i T$



$$\left. \begin{array}{l}
 t_2 \geq t_1 - d_{1,2} T + T_1 \\
 t_3 \geq t_2 - d_{2,3} T + T_2 \\
 \vdots \\
 \vdots
 \end{array} \right\}$$

sample rate bound? n_i samples previously.

$$\cancel{t_2} + \cancel{t_3} + \dots + t_k \geq \cancel{t_1} + \cancel{t_2} + \dots + t_k - T(d_{1,2} + d_{2,3} + \dots) + (T_1 + T_2 + \dots + T_k)$$

$$T \cdot \sum d_{ij} \geq \sum T_i$$

$$T \geq \frac{\sum T_i}{\sum d_{ij}} \quad \text{for every loop in the system.}$$

$T = \max$ over all loops of the loop bound,

→ minimum cycle mean (related problem)


- Iteration Period Bound (IPB)

- depends on technology (T_i values)

- depends on derivation of graph from eqns

No cycles in graph \Rightarrow IPB = 0 \Rightarrow Theoretical max sample processing
= ∞

Pipelining and Parallelism








$$CP = T_m + (N-1) T_a.$$

$$CP = T_m + (N-1) T_a.$$

$$CP = T_m + (N-2) T_a.$$

Example feedforward subset.





Not valid for prelining.



Copy ↓




Double amt. of hardware

but

also double throughput.

V_{DD} CMOS inverter



V_i low \Rightarrow NMOS is off.
 ~ 0 PMOS is on

PMOS looks like current source

$$I = K_p (V_{GS} - V_T)^2$$


V_{DD} ↓

C_L initially at 0V
needs to be charged to V_{DD} when output is going low to high.



$$Q = C_L \cdot V_{DD}$$

$V_{DD} \uparrow$, prop delay ↓

$$\text{Time} : \frac{C_L V_{DD}}{K (V_{DD} - V_T)^2}$$



$$E = \frac{1}{2} CV^2$$



$\frac{1}{2} CV^2$ energy dissipated


If output switching at frequency f

$$P_{\text{Power}} = \text{Energy/second} = \underline{\underline{CV^2 \cdot f}} = C_L V_{\text{DD}}^2 \cdot f$$

Reduce power by reducing V_{DD} to optimum pt required for throughput.

Pipelining : $C_L V_{DD}^2 f$ → critical path reduced by pipelining,
so reduce V_{DD} to get back to correct sample rate.

Parallelism : $C_L V_{DD}^2 f$ → decreases
↓
decrease → gives overall power saving.



Given a DFG, resources/processors,

- Allocation - allocate enough resources to solve the problem
 - Binding - which operation happens on which processor
 - Scheduling - when should each operation take place.
- ↳ Architectural synthesis / High level synthesis.

NP-complete

- Non deterministic Polynomial-time
NP

Most CAD algorithms, esp in DSP area
are NP-hard,

→ Approximate, Randomized, Heuristic