EE6320 Design Project 3: VCO Design – due 11:59pm Sunday 03/04/2022

In this project, you are asked to design a fully-differential LC-VCO that meets or exceeds the specifications given below. Use the TSMC $0.18 \mu m$ CMOS process parameters used by you earlier. Design the VCO for the following specs:

- $f_0 = 1.8$ to 2GHz (200 MHz tuning range)
- $V_{DD} = 1.8V$
- Minimum VCO output single-ended amplitude = 1V
- Phase noise specification: -117dBc/Hz @ 1MHz offset and -140dBc/Hz @ 20MHz offset
- Maximum number of inductors = 2. In the case of a nmos-only or pmos-only VCO, the two sections of a symmetrical centre-tap inductor is considered as 1 inductor, with the centre tap connected to V_{DD}/g round. The second inductor can be used in various ways.
- Tuning can be done purely using a MOS-transistor-based varactor, or through a combination
 of MOS-transistor-based varactors for fine-tuning and a binary weighted switched-capacitor
 bank for coarse-tuning. The fine-tuning circuit should exhibit a nominal K_{VCO} of 150MHz/V
 over the usable tuning range.
- In case coarse + fine tuning is implemented, there should be about 33% frequency overlap between fine tuning curves of adjacent coarse tuning bits.
- Minimise overall power consumption

Notes:

- 1. No ideal inductors are allowed! Add a resistor in parallel with each of the inductors in your circuit so that it has a Q of 15 at 2GHz. All capacitors can be assumed to be ideal.
- 2. Include and discuss your VCO design procedure and architecture choice in your report. Remember to include the K_{VCO} plot as well as VCO transient simulation output to show startup behaviour.