


Lecture-20.

Charge-pump Design


1. Drain - switched CP
2. Gate - switched CP
3. Source - switched CP



- M_2, M_3 are current sources
- M_1, M_4 are switches
- Clock feedthrough \downarrow
- In active phase $V_x \rightarrow Gnd$
 $V_y \rightarrow V_{dd}$
- In reset phase $V_y \rightarrow V_{BP} + |V_{BN}| \rightarrow V_{dd}$
 $V_y \rightarrow V_{BN} - V_{TH} \rightarrow C_{xR}$

$$M_3: |V_{DS}| \longrightarrow V_{BP} + |V_{BN}| - V_{CTRL}$$


$$M_4: V_{DS} \longrightarrow V_{GATE} - (V_{BN} - V_{TH})$$




Drain switched.



$V_{DS} = 0$ in off-state

- Charge sharing between $V_x \& V_y \Rightarrow \Delta V_{ctrl}$




Drain-switched →





- $I_{up} \neq I_{dn}$: Channel length mod
 → Cascode current source



- * Larger Rout for current source
- * Vctrl range is reduced
- Speed of operation is reduced



