


Building blocks of CP-PLL


Charge pump




$$I_{up} = I_{dn} = I_{cp}$$

- Current source (PMOS/NMOS, $R_{out} = \infty$)
- Switch ($R_{on} = 0, R_{off} = \infty$)


Drain-switched charge pump.



- M_0, M_3 current sources
- M_1, M_2 are switches
- $\bar{UP} = 1, DN = 0, V_x = 0, V_y = 1$
 M_0, M_3 in linear region
- Large transient current during switch-ON.
 $\Rightarrow \Delta I$ pushed in Loop filter every ref. period




clock feed-through.




$$I_{cp} = \frac{V_{DD} - V_{th}}{R_{on}} \approx 1.0V$$

Gate-switched charge pump

- M_0, M_2 are current sources.



- M_0, M_1 are current sources
- In off-state, $V_{gs,n} = 0, V_{gs,p} = 0$
- Off \rightarrow ON state, M_0, M_1 are in saturation




$$\tau = \frac{C_{bp}}{g_m}$$


Faster settling \rightarrow large g_m
(more power)

Large gate capacitance
 \rightarrow slower settling

OFF - state




ON - state








- lesser clock feed-through

- $DN = 0, UP = 1 \Rightarrow V_{bn} = 0$



$UP = 1, M_6, M_7$ cut-off.



- $I_{up} = I_{dn} = I_{cp}$


- $I_{up} = I_{dn} = 0.9 I_{cp} \dots$

\Rightarrow Loop-gain $\rightarrow \infty \rightarrow$ Ref-spur


$I_{up} = 0.99 I_{cp}$

$I_{dn} = 0.98 I_{cp}$

$\Delta I = 0.01 I_{cp}$



$t=0^-; V_{bp} = V_{DD}, V'_{bp} = V_{bp}(\infty)$



$i_{cp} = (g_{mp} v_{up} - g_{mn} v_{dn})$

$i_{cp}^2 = (i_p^2 + i_n^2) \times \left(\frac{I_{trst}}{i_p} \right)$

$\frac{0.2n}{10ns} = \frac{1}{50}$

- $I_{cp} = 100 \mu A$ (static power)

- $10D / 10N$ CMOS load.

- \bar{UP}/DN CMOS logic -
- Linearity of CP