



# Building blocks of PLL.

PFD: 1.) NAND based PFD

$$T_{RST} = T_{nand4} + 2T_{nand2} + t_d$$



2) Pass-transistor PFD









3) Glitch-latch based PFD


Glitch-latch flip-flop




# CMOS - latch setup







NAND Gate



$$t_{dA \rightarrow Q} \neq t_{dB \rightarrow Q}$$



XOR gate



X → C<sub>p1</sub>

