



Noise Sources in CP-PLL

1. Charge pump
2. Resistor
3. Oscillator




a) Ring oscillator



$$\omega = \frac{2\pi}{6t_d}$$

b) LC-oscillators






t_d : delay of each inverter


Phase Noise Simulation of Oscillator $\left. \begin{matrix} \omega = \frac{1}{\sqrt{LC}} \end{matrix} \right\}$

1) PSS (Periodic Steady State) Analysis
 $\dot{=} f_0$ o/p frequency of oscillator

2) PNOISE




1mW , -90 dBc/Hz
 @ 1MHz offset




-93 dBc/Hz @ 1MHz


(2mW)

Building blocks of CP-PLL







1.) Phase frequency Detector (PFD)



if $T_{ON} > t_{RST-Q}$

$$T_{ON} = T_{and2} + T_{RST-Q} + t_d = t_{ov}$$

$$T_{RST} = T_{and2} + T_{RST-Q} + t_d$$




$$\Delta\phi = 2\pi \cdot \frac{T_{RST}}{T_R} \quad ; \quad T_R - \text{ref. period}$$



$$\Delta\phi < \pi$$

$$2\pi \cdot \frac{T_{RST}}{T_R} < \pi$$

$$f_{ref} = \frac{1}{T_R} < \frac{1}{2T_{RST}} \Rightarrow \text{limits operating freq. of PFD}$$

a) NANP based PFD






$$T_{ov} = T_{nand4} + T_d$$


$$T_{RST} = T_{nand4} + 2T_{nand2} + T_d \quad (\text{time for Reset signal to be low})$$

Ideally, $T_{ov} = T_{on}$ (on time for CP-switches)

$$T_{RST} = 0$$



$$T_{ov} = 2T_{nand2} + T_{nand4} + T_d$$



$$T_{OV} = 2T_{and2} + T_{and4} + T_d$$