


# Lecture # 43

## Digital PLL



In steady state:  $D_{LF,I}$  is fixed

$D_{LF,I}$  vary @ freq

$$V_{out} = \sin(\omega_0 t + K_{vco} \int i_{out} dt)$$

Analog PLL:  $\Delta t$

Digital PLL: P. TDC<sub>LSB</sub>.



$$I_{out} = P \cdot (I_{LSB})$$

$$\pm K \times I_{LSB} \downarrow = i_{out}$$

$$i_{out} = \pm TDC_{LSB} \times I_{LSB} \times K_p$$

✓  $I_{USB} \downarrow$



large cap. (Area problem)

DAC  $\frac{I_{USB}}{B} \downarrow \rightarrow$  # of cells,  $\rightarrow$  large DAC area

Analog PLL




Digital PLL



TDC: fine resolution — (M-bits) # of delay cells  $\frac{T_{req}}{2M}$   
 coarse resolution — quantization.

I  
I





1-bit TDC





$$\left[ \frac{2^1}{2^1} \right]$$




$$1000 \times T_{req} = 1000$$


$$10 \cdot 100 \times T_{req} = 1000$$







1





$-I_{cp} \rightarrow I_{cp}$




$0 \rightarrow 2I_{cp}$

$I_0 \checkmark \rightarrow -I_{cp}$

$I_0 + I_{cp} \rightarrow I_b \checkmark$

$I_0 + 2I_{cp} \rightarrow +I_{cp}$



,