



DFE Implementation w/ faster 1st tap loop.



$$V_{sum2} = (g_{m2} V_{sum1} - I_{DFE1}) \frac{R_{L2}}{1 + sC_{L2}R_{L2}}$$

$$= (g_{m2} (g_{m1} V_{in} - I_{DFEx}) \frac{R_{L1}}{1 + sC_{L1}R_{L1}} - I_{DFE1}) \frac{R_{L2}}{1 + sC_{L2}R_{L2}}$$

$$= g_{m2} g_{m1} V_{cursor} \frac{R_{L1}}{1 + sC_{L1}R_{L1}} \times \frac{R_{L2}}{1 + sC_{L2}R_{L2}}$$


$$\bar{g}_{m2} (g_{m1} V_{IS1} - I_{DFEx}) \frac{R_{L1}}{1 + sC_{L1}R_{L1}} - I_{DFE1} = 0$$

After settling, $g_{m2} g_{m1} V_{IS1} R_{L1} - g_{m2} R_{L1} I_{DFEx} - I_{DFE1} = 0$


* $C_{L2} = \text{i/p capacitance of comp.} + \text{o/p cap. of pre-amp}$
 $+ \text{o/p summing tap.}$

* $C_U = \text{i/p cap. of pre-amp} + \text{o/p cap. of } q_{inj} + (N-1) \text{ cap. of each tap.}$

* time constant of pre-amp $\tau_{\text{pre-amp}} = R_{L2}C_{L2} < \tau_{\text{sum-node}} = R_U C_U$






v_{in} is small analog i/p



v_{in} is digital (full swing) i/p

Sense-Amplifier based FF.







DFE — Take a decision on v_{sum} at $\overline{\mathcal{T}} (\hat{d}[n-1])$

Add or sub $\pm I_{DFE}$ from v_{sum} for following bit


Allow v_{sum} to settle and then estimate next bit




Loop controlled DFE



T_{CK-Q} + T_{settle} + T_{set-up} < 1 bit period.



IIR - DFE



$$e^{-t/RC}$$

