



Lecture #46




NMOS : $I = \mu C_{ox} \frac{W}{L} [(V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2}]$, S_2, S_3

PMOS :

Transmission Gate : S_1, S_4




NMOS: $X \left\{ \Delta t_1, C_{P1} \right\}$ PMOS: $X+Y \left\{ \Delta t_2, C_{P1} \right\}$




$V_x = 0$ ✓ NMOS

$V_x = \frac{3V_{DD}}{4}$ ✓ PMOS


$V_x = \frac{V_{DD}}{4}$ ✓ NMOS



$$I = \mu_n C_{ox} \left(\frac{W}{L} \right)_n \left[(V_{DD} - V_{cm} - V_{tn}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$




$$q_1 = (WL) C_{ox} (V_{DD} - V_{cm} - V_{tn}) \rightarrow \Delta V = \frac{q_1}{C_1} V$$







$$q_1 = C_1 \cdot V_{in}$$

$$V_{in} \rightarrow \frac{q_2}{C_1} \rightarrow \Delta V \propto \frac{V_{in}}{C_1}$$



$$\phi_1 = \phi_2$$



ϕ is high: M_1 is ON




M_2 is OFF

ϕ is low:






$$q_1 \propto \frac{(WL)_1}{2}$$

$$q_2 \propto (WL)_2$$


Clock Feed Through



$$V_{in} + \Delta V$$



$$V_n^2 = 4kTR \frac{V_2}{H_3}$$



$$V_{n,s} = \frac{2t_{\text{PT}}}{C_1} \quad V_{G_1} = V_{in} + \underline{V_n}$$

