

# Phase locked loop:

\* Type II loop

Loop filter  $\sim \frac{1+s/\omega_z}{s}$

\* Extra poles to filter out ref. feed through

\* BW:  $\frac{2\pi \cdot K_{pd} \cdot K_{vco}}{N}$  rad/s

\* Low pass : Input phase to o/p phase

\* High pass : Vco phase

to o/p phase

Band pass : control and to o/p phase the feedback path

# C D R

\* Hysteresis phase detector (in place of 3-state

PD)

\* Loop gain  $\propto$

transition density


\* Limit on # C/D

\* Recovered clock

& data.

\* No divider in

the feedback path




$$f_o \pm \pi \cdot K_{pd} \cdot K_{vco}$$






## Type II PLL

$$f_o + \Delta f$$

- \* Voltage limitation
- \*  $V_{co}$  range limit
- \* PFD / CP : freq. limitations



cos




$N \cdot F_{xy}$




$\frac{S}{N}$


BER  $\sim 10^{-3}$

Data:









Symbol spaced equalizer]







Fractionally spaced equalizer

















$f_0$





$E(z)$



$Ls$   
 $R$