

Equalizer design

① $g_0 = 1$

② g_0 : cursor in the



equalized channel is 1

$g_0 = 2$

g_{-1}, g_1

$g_{-1}h_0 + g_0h_1 + g_1h_{-1} = f_0$


$(g_{-1}, g_0, g_{+1}) \propto$



Tx FIR equalizer

* Inputs: digital

* Can use FFS to delay the data



$$\text{Loop gain} = \frac{w_u}{3s}$$


$$e^{-\frac{w_u}{3}T_s} \approx 1 - \frac{w_u}{3}T_s$$

$$e^{-\frac{w_u}{3}T_s}$$

$$= 0.01$$

$$\frac{w_u}{3} \cdot T_s = 5$$

$$w_u = 15 \text{ fs} = 15 \text{ Grad/s for } f_s = 1 \text{ kb/s}$$



$$(0.25 + 1 + 0.5 + 0.25)R = 2R$$


* Feedback circuits - difficult at high frequencies



* Open loop circuits

* Weighted summation using transconductors

* Input: binary data

Transconductors don't have to be linear








Current drive preferable

* Easier to make current sources than voltage sources

* Largest voltage with voltage drive = 2x
 " " current drive.



$$V_{ocm} = V_{dd} - \frac{(I_0 + I_1 + I_{-1}) R}{2}$$



Diff pair operated in limiting mode

Tx linear equalizer

- * Chain of FFs to delay the signal
- * Differential pairs for each tap
- * Tap weights are set by tail currents.

Cursor : +1 - (0 : 0.125 : 0.5)
Pre-cursor : 0 to -0.5
& Post cursor :

