




Strongarm latch




Minimize parasitic
capacitances on the latch
nodes



$$C_{g1} \neq C_{g2}$$


$$C_{g1} < C_{g2}$$



Dynamic offset
Large CM
swing +
C_g mismatch

Input referred
offset due to
C_g mismatch

+1






Dynamic offset due
to CM swing + C_p
mismatch

Static offset due to
mismatch between
transistors

Use variable C_{p1}, C_{p2} to
perform offset correction-
→ lower latch gain!


StrongArm latch: (+ RS latch) = DFF
Edge triggered FF


- Single clock phase
- small aperture time (high BW)
- Decision slicer in the Rx
- FFs in CDR, Deserializer
- FFs in Tx equalizer, Serializer



- * Conventional CMOS circuits at lower rates
- * True-single-phase clocked Flip Flop (TSPC)
 - Dynamic FF - single clock phase
(No regeneration)
 - charge held on some nodes
 - Lower frequency limit

TSPC FF (frequency dividers)






CMOS


Inverter

$$y = \bar{x}$$




C²MOS

$$y = \bar{x} \text{ if } c_k = 1$$



clocked

for $x = 1$



clocked for

$x = 0$

Current-mode drivers

Transmit drivers:

T_x

$$I_o = \frac{V_p}{R_o} + \frac{1}{R_o} \int_{-\infty}^t v_p(t') dt' - \frac{1}{R_o} \int_t^\infty v_p(t') dt'$$




$$I_o = \frac{2V_p}{R_o} + \frac{1}{R_o} \int_{-\infty}^t v_p(t') dt' - \frac{1}{R_o} \int_t^\infty v_p(t') dt'$$



Differential termination $2R_o$

$$\frac{V_p}{2R_o} R_x$$



$$\pm V_p$$

for ± 1

$$R_o$$

$$R_o$$

$$\pm V_p$$

for ± 1

Pseudo-diff termination


$$R_o$$

$$R_o$$

$$\frac{V_p}{2R_o}$$

$$I_{\text{Tx}} = \frac{V_p}{2R_o}$$

$$\frac{V_p}{2R_o}$$



Transmit drivers:

- * Differential termination is more efficient (less transmitter current)
- * Voltage mode transmitter is more efficient

Same transmitter supply voltage in both cases