




CML latch :- 2 latches for master-slave FF





Master-slave FF

- \* High speed
- \* static power dissipation
- \* Hard to accommodate transistors in a low supply voltage.

## Cross-coupled inverters





$$\frac{V_{icm} + \frac{V_d}{2}}{V_M}$$





Cross coupled latch  
enabled in  $\phi_3$

$\phi_2$ : sample the inputs




Common mode swing if  
 $V_{ICM} \neq V_M$









$I_N > I_P$  for both inverters




$$V_{icm} > V_M$$






C<sup>2</sup>MOS buffer



Too many clock phases — too messy

## Strong Arm latch:





- \* Reset  $V_{op}, V_{dm}$  to  $V_{DD}$
- \* Input applied in currents to the cross-coupled inverter through a diff. pair



- \*  $\phi_1 = 1 : V_{op} = V_{dm} = V_{dd}$   
 $(\phi_2 = 0)$

- \* optionally reset the drains of  $M_1$  &  $M_2$  to  $V_{DD}$

$$V_{D2} = \phi_3$$



Strongarm latch + RS Nand latch \* single clock phase CK



At the end of  $\phi_2$ ,  $v_{d_1} = v_{d_2} \approx 0$

In  $\phi_1$ , current through the diff pair  
is zero.

$v_{d_1}$  &  $v_{d_2}$  get pulled up by  $M_3$  &  $M_4$