




## Latch implementation




$\phi_1$ : reset

$\phi_2$ : sample

$\phi_3$ : regeneration





- Latch implementation

Fully differential/  
pseudo-differential


- Receiver circuits

- Equalizer (CTLE)
  - VGA
  - DFE taps
  - Deserializer (demultiplexer) - Latches

- Tx circuits — Tx driver

- Equalizer taps
  - Serializer (latches)

## $R_x$ amplifiers :




## Variable gain:

\* vary  $R_L, I_0$

\* switched diff. pairs

$$\text{gain} = \frac{v_o}{v_d} = g_m R_L;$$

$$BW = \frac{1}{R_L C_L}$$




$$V_{in} = V_{out} = V_{DD} - I_0 R_L / 2$$

Multiple stages in cascade

\*  $V_{DOLM} = V_{LOLM}$


\* Peak swing at each input =  $V_T / (A_0 + 1)$



close to  $L_{min}$  for the transistors

$\Rightarrow g_{AS}$  can be significant

$$\underline{g_m \cdot (R_L || r_{ds})}$$




$$V_{D,D} \leq 1\text{ V}$$

Higher gain:

Reduces  $V_{D,cm}$ ;


Cannot accommodate all transitions



$$V_{ocm} = V_D - \frac{I_0}{4} \cdot R_L$$


$2 \times R_L$  for same  $V_{ocm}$

Additional parasitic  
due to the pmos  
transistor  $\Rightarrow BW \downarrow$



High dc gain ;  
low BW


Variable gain by varying  $R_L$ ,  $I_o$



$V_{DD}$  changes with  
gain

Vary  $I_o$ :

- \* gain,  $V_{DD}$  change
- \* linear range of the diff pair changes



For max. gain


$$\beta_m \cdot (R_L \parallel R_X)$$

$$V_{out} = V_{DD} - I_o R_L / 2$$

Can also be used with  
active load


\* switch  $I_o$ ,  $R_L$ , diff pair


- change in  $V_{oc}$
  - change in  $B_w$
- } fix these



$$B_W = \frac{1}{R_L C_L}$$

How to increase  
B\_W?






(diff. pair)

$$V_o = \frac{I_s \cdot R_L}{1 + s C_L R_L}$$

low Q factor



Series inductor peaking.

- response choose  $L$  for broad band -

Inductors - large area

$$r_{ds} \parallel R$$

Active inductor

