




Equalizer H_{eq} in the CT domain


$$CT$$



$$DT$$



Rx equalization:



DT domain after sampling \rightarrow clock recovery

has to be functional

- Transfer fn. can be implemented more precisely
- Need analog delays [Can be realized after the ADC]

CT domain : Does not require the clock

Analog inaccuracy in the equalizer TF.

Low order equalization

$$H_{ch}(f)$$

$$\frac{1}{1+s/p_1}$$

$$H_{eq}$$

Single-pole
low pass

$$H_{ch}$$


$$H_{eq} = \frac{(1+s/p_1)}{(1+s/p_2)(1+s/p_3) \dots}$$



Ideal equalization

$$H_{eq} = \underline{H_{ch}^{-1}(f)}$$

Continuous-time linear equalizer



$[H_{eq}^{-1}]$

High order transfer fn.




Nulls in H_{eq}


$\frac{1+s/z_1}{(1+s/p_1)\dots}$

Implementation:

$$H_{eq}(j) = -\frac{1+s/z_1}{1+s/p_1}$$


$$z_1 < p_1$$






$$\frac{1 + s/z_1}{1 + s/p_1} \quad \frac{1}{1 + s/p_2}$$

$$p_2 = \frac{1}{R_L C_F}$$




$$z_1 = \frac{1}{R_s C_s} ; \quad p_1 = \frac{g_m + 1/R_s}{C_s}$$





$$\frac{1 + s/z_1}{z_1}$$



$$z_1 = \frac{R}{L}$$

To realize a low freq. zero, L has to be large

CTLE in the Rx :

- * Provides equalization independent of clock recovery
- * 1 zero / pole realised to get some high frequency boost

