



# Latch aperture




$$h_{v_i}(T_0, T) \uparrow$$



$$h_{v_i}(T_0, T)$$

$$\int_0^{T_0} h_{v_i}(T_0, T) \cdot v_i(T) dT$$



$$+v_i(T) \cdot dT$$


$$-v_i(T) \cdot dT$$






$Q = D$  (@ rising edge of the clock)






ADCs  
 Decision feedback  
 equalizers

} Delays set  
 a limit on  
 clock rate




Clock/data  
 recovery

---



Delay (depends on BW)


$$4 \exp(4)$$



Multiple regeneration stages





Increases the delay

Not an issue if not in feedback




$Ck$


$x[0]$   $x[1]$



$Ck_2$

$V_{th}$





Asynchronous reset

clock

Synchronized reset

