




Lecture 26

BB phase detector



- Gain of the BB PD depends on input jitter
- Must characterize $CDR(J_{TOL}, BW)$ for a given input jitter



Linear PD

BB PD



$$Gain: \frac{1}{2\pi} \cdot DF$$

$$\propto \frac{1}{2\pi} \frac{I_b}{V_{T, \text{gmn}}} \cdot DF$$



BBCLK with forwarded clock



Analog
CDR



Phase selecty
k: 0 - (k-1)



Analogy between digital & analog CD/R

phase increments (with broken loop) same
in the two cases (continuous approximation
to the quantized phase)

Digital CDRs PLLs

- * Smaller area


- * Avoid large, leaky loop filter capacitor

- * Portability to different technologies


- * Easy to set the initial state

- Power hungry

- Spurious signals



2
[7x2]
freq



?

