



Lecture 6.




A T B			
0	0	0	no transition
0	0	1	Early

0	1	0	X
0	1	1	Late








1	0	0	X
1	1	0	Early
1	1	1	no transition




||||| ||||| ||||| ||||| |||||



A T B late early
UP DN



AT BOT



Early (DN)
Late (VP)



JD# Binary phase detector
Alexander PD

Linear (Huge) PD

2 FFs (4 latches)

2 XOR gates

1 delay (gate)

(locked condition) $UP, DN: width \approx \frac{T_b}{2}$

Binary (Alexander) PD

7 latches

2 XOR gates

$UP, DN: width \approx T_b$

offset: $t_{ckq} - t_d$
(input ref.)

0

