





$$\left(\frac{\epsilon}{t}\right) WL \quad C'_{M3-M4}$$


$$C = C'_{M3-M4} \cdot WL + C'_{M3-M4} (2Wt)$$

thin dielectric

Special layers
for a capacitor

p -


Interdigitated capacitors





Random mismatch

$$\frac{\sigma\left(\frac{\Delta C}{C_0}\right)}{\text{mean}} = \frac{A_c}{\sqrt{WL}}$$

deviation from the mean







$$\frac{C}{C+C_p} \cdot v_i$$


Systematic mismatch.

* Use unit elements




* Use dummy devices




p



Layout
cumberstone



X






$$c_1 = c_0$$



$$c_2 = 2c_0 + 3\Delta c$$

Common Centroid

Layout





MOS transistor



$$V_D > V_S$$


Common substrate

lowest potential in the circuit



lowest potential in the channel

higher potential than junctions



p-substrate

Topole well pncan

